ds1307zt-r-c01 Maxim Integrated Products, Inc., ds1307zt-r-c01 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
ds1307zt-r-c01
Manufacturer Part Number
ds1307zt-r-c01
Description
Ds1307 64 X 8, Serial, I?c Real-time Clock
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
1.DS1307ZT-R-C01.pdf
(15 pages)
AC ELECTRICAL CHARACTERISTICS
(V
SCL Clock Frequency
Bus Free Time Between a STOP and
START Condition
Hold Time (Repeated) START
Condition
LOW Period of SCL Clock
HIGH Period of SCL Clock
Setup Time for a Repeated START
Condition
Data Hold Time
Data Setup Time
Rise Time of Both SDA and SCL
Signals
Fall Time of Both SDA and SCL
Signals
Setup Time for STOP Condition
CAPACITANCE
(T
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Pin Capacitance (SDA, SCL)
Capacitance Load for Each Bus
Line
A
CC
= +25°C)
= 4.5V to 5.5V; T
PARAMETER
PARAMETER
All voltages are referenced to ground.
Limits at -40°C are guaranteed by design and are not production tested.
I
After this period, the first clock pulse is generated.
A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V
SCL signal) to bridge the undefined region of the falling edge of SCL.
The maximum t
C
CCS
B
—total capacitance of one bus line in pF.
specified with V
A
HD:DAT
= 0°C to +70°C, T
CC
only has to be met if the device does not stretch the LOW period (t
= 5.0V and SDA, SCL = 5.0V.
SYMBOL
SYMBOL
t
t
t
t
t
HD:DAT
HD:STA
SU:DAT
SU:STA
SU:STO
t
t
f
t
C
HIGH
LOW
C
BUF
SCL
t
t
I/O
R
F
A
B
= -40°C to +85°C.)
(Note 4)
(Notes 5, 6)
(Note 7)
3 of 15
CONDITIONS
CONDITIONS
DS1307 64 x 8, Serial, I
MIN
MIN
250
4.7
4.0
4.7
4.0
4.7
4.7
0
0
TYP
TYP
LOW
2
) of the SCL signal.
C Real-Time Clock
MAX
MAX
1000
100
300
400
10
IH(MIN)
UNITS
UNITS
of the
kHz
pF
pF
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns