m2004-02 Holt Integrated Circuits, Inc., m2004-02 Datasheet

no-image

m2004-02

Manufacturer Part Number
m2004-02
Description
Frequency Synthesizer
Manufacturer
Holt Integrated Circuits, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
m2004-02I-400.0000
Quantity:
6
Micro Networks
Output Clock Frequency up to 700MHz
Internal Low-jitter SAW-based Oscillator
Intrinsic Jitter <1ps rms (12kHz - 20MHz)
Differential Input Compatible with LVPECL,
LVDS, HSTL, SSTL, etc.
Dual Input MUX
Parallel Programming
Tunable Loop Filter Response
Differential LVPECL Outputs
3.3V Operation
Small 9mm x 9mm SMT Package
SONET / SDH / 10GbE System
Synchronization
Add / Drop Muxes, Access and Edge
Switches
Line Card System Clock Cleaner /
Translator
Optical Module Clock Cleaner / Translator
Micro Networks
An Integrated Circuit Systems Company
324 Clark Street
APPLICATIONS
FEATURES
Worcester, MA 01606
Frequency Synthesizer
M2004-02
tel: 508-852-5400
1
The M2004-02 integrates a high performance Phase
Locked Loop (PLL) with a Voltage Controlled SAW
Oscillator (VCSO) to provide a low jitter Frequency
Synthesizer in a 9mm x 9mm surface mount
package.
The internal high “Q” SAW filter provides low jitter
signal performance and determines the maximum
output frequency of the VCSO.
A programmable output divider can divide the VCSO
frequency to achieve an output as low as 38.88MHz.
The input to the Frequency Synthesizer is provided
by selecting between a differential input clock or a
single ended input clock.
The output frequency is an integer multiple of the
input reference frequency. The multiplying factor is
programmed via a 6 bit parallel address.
An external loop filter sets the PLL bandwidth which
can be optimized to provide jitter attenuation of the
input reference clock.
The bandwidth control, low phase noise, and HOLD
features make the M2004-02 ideal for use as a clock
jitter attenuator, frequency translator, and clock
frequency generator in OC-3 through OC-192
applications.
fax: 508-852-8456
DESCRIPTION
Preliminary Specifications
www.micronetworks.com
M2004-02
Registered
Registered
ISO 9001
ISO 9001

Related parts for m2004-02

m2004-02 Summary of contents

Page 1

... An external loop filter sets the PLL bandwidth which can be optimized to provide jitter attenuation of the input reference clock. The bandwidth control, low phase noise, and HOLD features make the M2004-02 ideal for use as a clock jitter attenuator, frequency translator, and clock frequency generator in OC-3 through OC-192 applications. ...

Page 2

... F OUT Output Divider nF OUT The N1 input can be hard wired to set the N divider specific state that will automatically occur during power-up. Worcester, MA 01606 tel: 508-852-5400 2 M2004-02 Preliminary Specifications F VCSO = F REF_CLK x M FOUT = F VCSO = F REF_CLK fax: 508-852-8456 www.micronetworks.com N ...

Page 3

... Micro Networks An Integrated Circuit Systems Company LOOP FILTER The M2004-02 requires the use of an external loop filter via the provided filter pins. Due to the differential design, the implementation requires two identical RC filters as shown in Figure 2. TABLE 1. RECOMMENDED LOOP FILTER VALUES REF_CLK VCSO ...

Page 4

... Pull - down Pull - down Input Pull - down Worcester, MA 01606 tel: 508-852-5400 4 M2004-02 Preliminary Specifications Description Power Supply Ground Used for external loop filter. See Figure 2. Used for external loop filter. See Figure 2 VCSO Differential Control Voltage Input Pair Power Supply Ground ...

Page 5

... • • • • • • tel: 508-852-5400 5 M2004-02 Preliminary Specifications Min Typical Max Units • • • • • ...

Page 6

... Test Conditions Min 3.135 Test Conditions Test Conditions 3.465V 3.465V 3.465 3.465 tel: 508-852-5400 fax: 508-852-8456 6 M2004-02 Preliminary Specifications Inputs Reference DIFF_REF REF_CLK Typ Max Units 3.3 3.465 V 162 mA Min Max Units 5 µA 150 µA -150 µA -5 µ ...

Page 7

... MHz 20% to 80%, each output of pair measured is terminated into 50Ω load biased at Vcc-2V 20% to 80%, each output of pair measured is terminated into 50Ω load biased at Vcc-2V Worcester, MA 01606 tel: 508-852-5400 7 M2004-02 Preliminary Specifications Min Max Units V – 1.4 Vcc – 1 – 2.0 Vcc – 1 ...

Page 8

... INPUT AND OUTPUT RISE AND FALL TIME Clock Inputs and Outputs ODC & t PERIOD Micro Networks 324 Clark Street Worcester, MA 01606 80% 20 Pulse Width t PERIOD t PW odc = t PERIOD tel: 508-852-5400 8 M2004-02 Preliminary Specifications 80 20 fax: 508-852-8456 www.micronetworks.com ...

Page 9

... Off REF_CLK0 “1” “0” On REF_CLK1 “0” “1” JP1: N0 Logic “1” when installed JP2: N1 Logic “0” when installed Worcester, MA 01606 tel: 508-852-5400 9 M2004-02 Preliminary Specifications N/C “0” “0” “0” “0” ...

Page 10

... Contact your nearest Micro Networks sales representative office for the latest specifications. Micro Networks An Integrated Circuit Systems Company Worcester, MA 01606 tel: 508-852-5400 www.micronetworks.com M2004-02 Preliminary Specifications .110 [2.8] Pin# Designation Pin# 1 GND ...

Related keywords