cs840002agi-0i1 Integrated Device Technology, cs840002agi-0i1 Datasheet
cs840002agi-0i1
Related parts for cs840002agi-0i1
cs840002agi-0i1 Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS840002I- output LVCMOS/LVTTL IC S Synthesizer optimized to generate Ethernet reference clock frequencies and is a member of HiPerClockS™ the HiPerClocks TM family of high performance clock solutions from IDT. Using ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Package Thermal Impedance, JA Storage Temperature, T -65°C to 150°C STG T 3A ...
Page 4
T 3C. LVCMOS/LVTTL DC C ABLE HARACTERISTICS 3.3V±5 2.5V±5 DDA DDO ...
Page 5
T 5B ABLE HARACTERISTICS ...
Page 6
T YPICAL 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 100 1k T YPICAL 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 ...
Page 7
P ARAMETER 1.65V± DDA DDO LVCMOS GND -1.65V±5% 3.3V C /3. ORE UTPUT OAD 1.25V± DDA DDO LVCMOS GND -1.25V±5% 2.5V C /2.5V ...
Page 8
OWER UPPLY ILTERING ECHNIQUES As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840002I-01 provides separate power supplies to isolate any high switching noise from the outputs ...
Page 9
L G AYOUT UIDELINE Figure 3 shows a schematic example of the ICS840002I-01. An example of LVCMOS termination is shown in this schematic. Additional LVCMOS termination approaches are shown in the LVCMOS Termination Application Note. In this example, an ...
Page 10
ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row ...
Page 11
ACKAGE UTLINE UFFIX FOR 840002AGI-01 LVCMOS/LVTTL F TSSOP EAD ABLE ACKAGE IMENSIONS ...
Page 12
ABLE RDERING NFORMATION ...
Page 13
840002AGI-01 LVCMOS/LVTTL ...