st62t18c STMicroelectronics, st62t18c Datasheet - Page 56

no-image

st62t18c

Manufacturer Part Number
st62t18c
Description
8-bit Mcus With A/d Converter, Auto-reload Timer, Uart, Osg, Safe Reset And 20-pin Package
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st62t18c3
Manufacturer:
ST
0
Part Number:
st62t18c6
Manufacturer:
ST
0
Part Number:
st62t18cB6
Manufacturer:
ST
0
Part Number:
st62t18cM6
Manufacturer:
ST
0
ST62T18C/E18C
U. A. R. T (Cont’d)
UART Control Register (UARTCR)
Address: D7h, Read/Write
Bit 7 = RXRDY. Receiver Ready . This flag be-
comes active as soon as a complete byte has
been received and copied into the receive buffer. It
may be cleared by writing a zero to it. Writing a
one is possible. If the interrupt enable bit RXIEN is
set to one, a software interrupt will be generated.
Bit 6 = TXMT. Transmitter Empty . This flag be-
comes active as soon as a complete byte has
been sent. It may be cleared by writing a zero to it.
It is automatically cleared by the action of writing a
data value into the UART data register.
Bit 5 = RXIEN. Receive Interrupt Enable . When
this bit is set to 1, the receive interrupt is enabled.
Writing to RXIEN does not affect the status of the
interrupt flag RXRDY.
56/82
56
RXRDY TXMT RXIEN TXIE N BR2
7
BR1
BR0 PTYEN
0
Bit 4 = TXIEN. Transmit Interrupt Enable . When
this bit is set to 1, the transmit interrupt is enabled.
Writing to TXIEN does not affect the status of the
interrupt flag TXRDY.
Bit 3-1= BR2..BR0. Baudrate select . These bits
select the operating baud rate of the UART, de-
pending on the frequency of fOSC. Care should be
taken not to change these bits during communica-
tion as writing to these bits has an immediate ef-
fect.
Bit 0 = PTYEN. Parity/Data Bit 8 . The function of
this bit depens on the MCU option set. In 11-bit
frame mode, it is the 9th bit of the trasmitted/re-
ceived character. In 10-bit frame mode, writing a 1
enables the automatic even parity computation,
while a read instruction after reception gives the
parity of the whole 8 bit word received. For the
even parity, a 0 value means no parity error.
Note: As the PTYEN bit is modified in reception, it
must be to set to 1 before transmission if a recep-
tion occured in between.

Related parts for st62t18c