s29jl064j Meet Spansion Inc., s29jl064j Datasheet - Page 27

no-image

s29jl064j

Manufacturer Part Number
s29jl064j
Description
64 Megabit 8m X 8-bit/4m X 16-bit Cmos 3.0 Volt-only, Simultaneous Read/write Flash Memory
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s29jl064j55TFI000
Manufacturer:
CYPRESS
Quantity:
1 000
Part Number:
s29jl064j55TFI000
0
Part Number:
s29jl064j60TFA003
Manufacturer:
CYPRESS
Quantity:
1 000
Part Number:
s29jl064j60TFI000
Manufacturer:
CYPRESS
Quantity:
1 000
Part Number:
s29jl064j60TFI003
Manufacturer:
CYPRESS
Quantity:
1 000
Part Number:
s29jl064j70BHI000
Manufacturer:
SPANSION
Quantity:
5
Part Number:
s29jl064j70TFI
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29jl064j70TFI00
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29jl064j70TFI000
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29jl064j70TFI000
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29jl064j70TFI000
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29jl064j70TFI000
0
Company:
Part Number:
s29jl064j70TFI000
Quantity:
20
8.14
April 7, 2011 S29JL064J_00_03
8.14.1
8.14.2
8.14.3
8.14.4
Hardware Data Protection
Low V
Write Pulse Glitch Protection
Logical Inhibit
Power-Up Write Inhibit
The command sequence requirement of unlock cycles for programming or erasing provides data protection
against inadvertent writes (refer to
hardware data protection measures prevent accidental erasure or programming, which might otherwise be
caused by spurious system level signals during V
noise.
When V
power-up and power-down. The command register and all internal program/erase circuits are disabled, and
the device resets to the read mode. Subsequent writes are ignored until V
system must provide the proper signals to the control pins to prevent unintentional writes when V
than V
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.
Write cycles are inhibited by holding any one of OE# = V
CE# and WE# must be a logical zero while OE# is a logical one.
If WE# = CE# = V
edge of WE#. The internal state machine is automatically reset to the read mode on power-up.
LKO
CC
CC
.
Write Inhibit
is less than V
IL
and OE# = V
LKO
D a t a
, the device does not accept any write cycles. This protects data during V
Figure 8.3 Secured Silicon Region Protect Verify
IH
Silicon Region address
Silicon Region address
Table 10.1 on page 36
Write 40h to Secure
S h e e t
during power up, the device does not accept commands on the rising
Read from Secure
A1 = 1, A0 = 0
A1 = 1, A0 = 0
Write 60h to
any address
with A6 = 0,
with A6 = 0,
RESET# =
Wait 1 ms
V
S29JL064J
START
IH
or V
ID
CC
power-up and power-down transitions, or from system
Secured Silicon Region
Secure Silicon Region
Secure Silicon Region
Secure Silicon Region
IL
Remove V
for command definitions). In addition, the following
, CE# = V
If data = 00h,
is unprotected.
If data = 01h,
from RESET#
Protect Verify
exit command
is protected.
complete
IH
or V
IH
ID
or WE# = V
CC
is greater than V
IH
. To initiate a write cycle,
LKO
CC
. The
is greater
CC
27

Related parts for s29jl064j