ad7655-ep Analog Devices, Inc., ad7655-ep Datasheet
ad7655-ep
Related parts for ad7655-ep
ad7655-ep Summary of contents
Page 1
... Fast Throughput. The AD7655- MSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry. 3. Single-Supply Operation. The AD7655-EP operates from a single 5 V supply. In impulse mode, its power dissipation decreases with throughput. 4. Serial or Parallel Interface. Versatile parallel or 2-wire serial interface arrangements are compatible with both 3 V and 5 V logic ...
Page 2
... AD7655-EP TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 REVISION HISTORY 2/11—Rev Rev. A Removed LQFP from Features Section ......................................... 1 Removed Internal Power Dissipation (700 mW) from Table 7/10—Revision 0: Initial Version Timing Specifications ...................................................................5 Absolute Maximum Ratings ............................................................7 ESD Caution ...
Page 3
... 100 kHz IN Full-scale step 2.3 1 MSPS throughput −0.3 +2.0 −1 − 1.6 mA SINK I = −500 µA OVDD − 0.2 SOURCE Rev Page AD7655-EP , unless otherwise noted. MAX Typ Max Unit Bits REF +0 µA 2 µs 1 MSPS 2.25 µs ...
Page 4
... AD7655-EP Parameter POWER SUPPLIES Specified Performance AVDD DVDD OVDD 7 Operating Current AVDD DVDD OVDD Power Dissipation 9 TEMPERATURE RANGE Specified Performance 1 Linearity is tested using endpoints, not best fit. 2 LSB means least significant bit. With the input range, 1 LSB is 76.294 µV. ...
Page 5
... Rev Page AD7655-EP , unless otherwise noted. MAX Min Typ Max 5 2/2.25 32 1.75 1.75/2 250 10 30 1/1.25 45 0.75 250 30 1.75 250/500 ...
Page 6
... AD7655-EP Parameter SLAVE SERIAL INTERFACE MODES External SCLK Setup Time External SCLK Active Edge to SDOUT Delay SDIN Setup Time SDIN Hold Time External SCLK Period External SCLK High External SCLK Low 1 In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load serial master read during convert mode ...
Page 7
... SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C = 26°C/W. JA 0.8V t DELAY ESD CAUTION Rev Page AD7655-EP I 1.6mA OL TO OUTPUT 1.4V PIN C L 60pF* I 500mA OH OF 10pF ...
Page 8
... When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal in Master modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW AGND PIN 1 AVDD BYTESWAP 4 A/B AD7655-EP 5 DGND TOP VIEW 6 (Not to Scale) IMPULSE 7 SER/PAR ...
Page 9
... Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled also used to gate the external serial clock. 33 RESET DI Reset Input. When set to a logic HIGH, reset the AD7655-EP. Current conversion, if any, is aborted. If not used, this pin could be tied to DGND Power-Down Input ...
Page 10
... AD7655-EP 1 Pin No. Mnemonic Type Description 35 CNVST DI Start Conversion. A falling edge on CNVST puts the internal sample-and-hold into the hold state and initiates a conversion. In impulse mode (IMPULSE = HIGH), if CNVST is held LOW when the acquisition phase (t immediately started. 37 REF AI This input pin is used to provide a reference to the converter. ...
Page 11
... Package Description 48-Lead Lead Frame Chip Scale Package (LFCSP_VQ) Rev Page 0.30 0.23 0.18 PIN 1 INDICATOR 48 1 EXPOSED 5.25 PAD 5.10 SQ (BOTTOM VIEW) 4. 0.25 MIN 5.50 REF FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. Package Option CP-48-1 AD7655-EP ...
Page 12
... AD7655-EP NOTES ©2010–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09230-0-2/11(A) Rev Page ...