mt48lc16m16a2 Micron Semiconductor Products, mt48lc16m16a2 Datasheet - Page 24
mt48lc16m16a2
Manufacturer Part Number
mt48lc16m16a2
Description
256mb X4, X8, X16 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT48LC16M16A2.pdf
(62 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48LC16M16A2
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48lc16m16a2-6A
Manufacturer:
N/A
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2-75D
Manufacturer:
MICRON
Quantity:
5 530
Part Number:
mt48lc16m16a2-75D
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48lc16m16a2-75IT
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2-7EC
Manufacturer:
MICRON
Quantity:
415
Company:
Part Number:
mt48lc16m16a2-7ED
Manufacturer:
XILINX
Quantity:
201
Company:
Part Number:
mt48lc16m16a2B4-6A AAT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48lc16m16a2B4-6A IT:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2B4-6A XIT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt48lc16m16a2B4-6A:G
Manufacturer:
MICRON
Quantity:
735
Company:
Part Number:
mt48lc16m16a2B4-6A:GTR
Manufacturer:
MICRON
Quantity:
1 000
PRECHARGE command is that it requires that the com-
mand and address buses be available at the appropri-
ate time to issue the command; the advantage of the
PRECHARGE command is that it can be used to trun-
cate fixed-length or full-page bursts.
BURST TERMINATE command, and fixed-length READ
bursts may be truncated with a BURST TERMINATE
256Mb: x4, x8, x16 SDRAM
256MSDRAM_E.p65 – Rev. E; Pub. 3/02
Full-page READ bursts can be truncated with the
COMMAND
COMMAND
ADDRESS
ADDRESS
NOTE: DQM is LOW.
CLK
CLK
DQ
DQ
BANK,
COL n
T0
T0
BANK,
COL n
READ
READ
CAS Latency = 2
CAS Latency = 3
T1
T1
NOP
NOP
Terminating a READ Burst
T2
T2
NOP
NOP
D
OUT
n
Figure 12
T3
T3
24
NOP
NOP
n + 1
D
D
OUT
OUT
n
command, provided that auto precharge was not acti-
vated. The BURST TERMINATE command should be
issued x cycles before the clock edge at which the last
desired data element is valid, where x equals the CAS
latency minus one. This is shown in Figure 12 for each
possible CAS latency; data element n + 3 is the last
desired data element of a longer burst.
TERMINATE
TERMINATE
T4
BURST
T4
BURST
X = 1 cycle
n + 2
D
n + 1
D
OUT
OUT
Micron Technology, Inc., reserves the right to change products or specifications without notice.
X = 2 cycles
T5
T5
NOP
NOP
n + 3
n + 2
D
D
OUT
OUT
256Mb: x4, x8, x16
T6
T6
NOP
NOP
n + 3
D
OUT
DON’T CARE
T7
NOP
©2002, Micron Technology, Inc.
SDRAM