ics8535-21 Integrated Device Technology, ics8535-21 Datasheet - Page 5

no-image

ics8535-21

Manufacturer Part Number
ics8535-21
Description
Low Skew, 1-to-2 Lvcmos/lvttl-to-3.3v Lvpecl Fanout Buffer
Manufacturer
Integrated Device Technology
Datasheet
Table 4C. LVPECL DC Characteristics, V
NOTE 1: Outputs termination with 50Ω to V
AC Electrical Characteristics
Table 5. AC Characteristics, V
All parameters measured at ƒ ≤ 266MHz unless noted otherwise.
NOTE 1: Measured from V
NOTE 2: Driving only one input clock.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at V
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions.
Using the same type of inputs on each device, the outputs are measured at the differential cross points.
IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER
Symbol
V
V
V
Parameter Symbol
f
t
tjit
tsk(o)
tsk(pp)
t
odc
MAX
PD
R
ICS8535-21
LOW SKEW, 1-TO-2 LVCMOS/LVTTL-TO-3.3V LVPECL FANOUT BUFFER
OH
OL
SWING
/ t
F
Parameter
Output High Current; NOTE 1
Output Low Current; NOTE 1
Peak-to-Peak Output Voltage Swing
Output Frequency
Propagation Delay; NOTE 1
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter Section;
NOTE 2
Output Skew; NOTE 3, 4
Part-to-Part Skew; NOTE 4, 5
Output Rise/Fall Time
Output Duty Cycle
CC
/2 of the input to the differential output crossing point.
CC
/2 of the input to the differential output crossing point. The part does not add jitter.
CC
= 3.3V ± 5%, T
CC
– 2V.
CC
= 5%, T
A
156.25MHz, Integration Range:
= 0°C to 70°C
Test Conditions
A
20% to 80% @ 50MHz
= 0°C to 70°C
Test Conditions
12kHz – 20MHz
ƒ ≤ 266MHz
ƒ ≤ 200MHz
5
Minimum
V
V
CC
CC
0.6
– 1.4
– 2.0
Minimum
300
ICS8535AG-21 REV. A FEBRUARY 24, 2009
1.0
45
Typical
Typical
0.03
Maximum
V
V
CC
CC
Maximum
1.0
– 0.9
– 1.7
266
300
600
1.6
20
55
Units
Units
MHz
µA
µA
V
ns
ps
ps
ps
ps
%

Related parts for ics8535-21