ics9342 Holt Integrated Circuits, Inc., ics9342 Datasheet - Page 9

• Manufacturer Part Number: ics9342
• Description: 133mhz Clock Generator Integrated Buffer Powerpc
• Manufacturer: Holt Integrated Circuits, Inc.

PCI_STOP# Timing Diagram
PCI_STOP# is an input to the clock synthesizer. It is used to turn off the PCIREF clock for low power operation. PCIREF clock
is required to be stopped in a low state and started such that a full high pulse width is guaranteed.
Notes:
1. All timing is referenced to the internal CPUCLK.
2. The internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed.
3. PD# and PCI_STOP# are shown in a high state.
Third party brands and names are the property of their respective owners.
Notes:
1. All timing is referenced to CPUCLK.
2. Internal means inside the chip.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high state.
CPU_STOP# Timing Diagram
CPU_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CPU_STOP# is asserted asynchronously by the external clock control logic with the rising edge of free running PCI clock
(and hence CPU clock) and must be internally synchronized to the external output. All other clocks will continue to run while
the CPU clocks are disabled. The CPU clocks must always be stopped in a low state and started in such a manner as to
guarantee that the high pulse width is a full pulse.
CPU_STOP#
CPU_STOP#
PCI_STOP#
PCI_STOP#
CPUCLK
CPUCLK
CPUCLK
(externall)
PCICLK
(internal)
PCIREF
PCICLK
(internal)
(internal)
(externall)
(internal)
PD#
PD#
ICS9342