ics9ums9633b Integrated Device Technology, ics9ums9633b Datasheet - Page 13

no-image

ics9ums9633b

Manufacturer Part Number
ics9ums9633b
Description
Ultra Mobile Pc/mobile Internet Device
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ics9ums9633bFILFT
Manufacturer:
IDT
Quantity:
4 400
Part Number:
ics9ums9633bKILF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ics9ums9633bKILFT
Manufacturer:
IDT
Quantity:
3 000
Part Number:
ics9ums9633bKILFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ics9ums9633bKLF
Manufacturer:
IDT
Quantity:
275
Part Number:
ics9ums9633bKLF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ics9ums9633bKLFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ics9ums9633bKLFT
Manufacturer:
IDT
Quantity:
20 000
IDT
ICS9UMS9633B
ULTRA MOBILE PC/MOBILE INTERNET DEVICE
Bit(s)
Bit(s)
Byte
Byte
TM
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
/ICS
TM
Ultra Mobile PC/Mobile Internet Device
Pin #
Pin #
0
1
-
-
-
-
-
-
-
-
PLL & Divider Enable Register
PLL SS Enable/Control Register
CPU Divider Enable
SRC Output Divider
DOT Output Divider
LCD Output Divider
PLL1 SS Enable
PLL3 SS Enable
PLL3 FS Select
PLL1 Enable
PLL2 Enable
PLL3 Enable
Enable
Enable
Enable
Name
Name
NOTE: This bit should be automatically set to ‘0’ if
NOTE: This bit should be automatically set to ‘0’ if
NOTE: This bit should be automatically set to ‘0’ if
NOTE: This bit should be automatically set to ‘0’ if
This bit controls whether PLL1 has spread enabled
This bit controls whether PLL3 has spread enabled
that the spread spectrum amount is set in bits 3-5.
This bit controls whether the CPU output divider is
This bit controls whether the SRC output divider is
This bit controls whether the DOT output divider is
This bit controls whether the LCD output divider is
These 3 bits select the frequency of PLL3 and the
This bit controls whether the PLL driving the DOT
down-spread. Note that PLL1 drives the CPU and
This bit controls whether the PLL driving the LCD
or not. Note that PLL3 drives the SSC clock, and
This bit controls whether the PLL driving the CPU
or not. Spread spectrum for PLL1 is set at -0.5%
SSC clock when Byte 1 Bit 6 (PLL3 Spread
and SRC clocks is enabled or not.
and clock is enabled or not.
Spectrum Enable) is set.
clock is enabled or not.
bit 7 is set to ‘0’.
bit 7 is set to ‘0’.
bit 5 is set to ‘0’.
bit 6 is set to ‘0’.
enabled or not.
enabled or not.
enabled or not.
enabled or not.
SRC clocks.
Description
Description
13
Reserved
Reserved
Reserved
Reserved
Type
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
Advance Information
See Table 2: LCD Spread
0
0
Select Table
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1
1
1423—01/20/09
Default
Default
1
1
1
0
1
1
1
1
1
1
0
0
0
0
0
0

Related parts for ics9ums9633b