ics525-07 Holt Integrated Circuits, Inc., ics525-07 Datasheet

no-image

ics525-07

Manufacturer Part Number
ics525-07
Description
Lvcmos User Configurable Clock
Manufacturer
Holt Integrated Circuits, Inc.
Datasheet
MDS 525-07/08 A
Description
The ICS525-07/08 are the most flexible way to
generate a high-quality clock output from an
inexpensive crystal or clock input at low supply
voltages. The user can configure the device to produce
nearly any output frequency from any input frequency
by grounding or floating the select pins or by driving or
hard wiring the select pins high or low. Neither
microcontroller, software, nor device programmer are
needed to set the frequency. Using Phase-Locked
Loop (PLL) techniques, the device accepts a standard
fundamental mode, inexpensive crystal to produce
output clocks up to 250 MHz. It can also produce a
highly accurate output clock from a given input clock,
keeping them frequency locked.
For similar capability with a serial interface, use the
ICS307.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew is not defined nor guaranteed.
Block Diagram
Integrated Circuit Systems, Inc.
Crystal or clock
Crystal or clock
input
input
Optional crystal capacitors
Optional crystal capacitors
X1/ICLK
X1/ICLK
X2
X2
PD
PD
Oscillator
Oscillator
Crystal
Crystal
PRELIMINARY INFORMATION
R Configuration Pins
R Configuration Pins
525 Race Street, San Jose, CA 95126
Reference
Reference
Divider
Divider
1
V Configuration Pins
V Configuration Pins
Phase Comparator,
Phase Comparator,
Charge Pump, and
Charge Pump, and
Loop Filter
Loop Filter
LVCMOS User Configurable Clock
Features
Divider
Divider
VCO
VCO
Packaged as 28-pin SSOP (150 mil body)
Available in Pb (lead) free package
User determines the output frequency by setting all
internal dividers
Eliminates need for custom oscillators
Low voltage operation
Pull-ups on all select inputs
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 2 - 50 MHz
Compensated loop bandwidth
Enhanced low frequency operation (-08 version)
Low jitter
Duty cycle of 45/55 up to 200 MHz
Operating voltage of 1.8 V to 2.5 V
Ideal for oscillator replacement
Available in commercial and industrial temperature
ranges
2
2
VDD
VDD
2
2
GND
GND
tel (408) 297-1201
VCO
VCO
ICS525-07/08
S Configuration Pins
S Configuration Pins
Output
Output
Divider
Divider
www.icst.com
Revision 101105
REF
REF
CLK
CLK

Related parts for ics525-07

ics525-07 Summary of contents

Page 1

... PRELIMINARY INFORMATION Description The ICS525-07/08 are the most flexible way to generate a high-quality clock output from an inexpensive crystal or clock input at low supply voltages. The user can configure the device to produce nearly any output frequency from any input frequency by grounding or floating the select pins or by driving or hard wiring the select pins high or low ...

Page 2

... PRELIMINARY INFORMATION Pin Assignment (ICS525-07 VDD 6 23 X1/ICLK GND Pin Descriptions (ICS525-07) Pin Pin Pin Number Name Type 1, 2, R5, R6, I(PU) 24-28 R0- S0, S1, S2 I(PU ...

Page 3

... Power-down. Active low. Turns off entire chip when low. Clock outputs stop low. PLL output clock. Reference output. Buffered crystal oscillator (or clock) output. 3 525 Race Street, San Jose, CA 95126 ICS525-07/08 LVCMOS User Configurable Clock Revision 101105 www.icst.com ● tel (408) 297-1201 ...

Page 4

... PRELIMINARY INFORMATION Output Frequency and Output Divider Table (ICS525-07 CLK Output Pin 5 Pin 4 Pin 3 Divider Output Frequency and Output Divider Table (ICS525-08 ...

Page 5

... For the ICS525-07 the reference divider and can 4...129. For the ICS525-08, R can be 1, 2...64. For the ICS525-07, OD can 12, or 16. For the ICS525-08, OD can 10, 11, 13, 14, 15, 17, 19, 48, or 128. The VCO must be kept in its operating range according ...

Page 6

... PRELIMINARY INFORMATION Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS525-07/08. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied ...

Page 7

... PRELIMINARY INFORMATION AC Electrical Characteristics Unless stated otherwise, VDD = 1 2.5 V Parameter Input Frequency Output Frequency (ICS525-07) Output Frequency (ICS525-08) Output Clock Rise Time Output Clock Fall Time Output Clock Duty Cycle Power-down Time, PD low to clocks stopped Power-up Time, PD high to clocks stable Absolute Clock Period Jitter, VDD = 2 ...

Page 8

... SSOP, 150 mil Body) Symbol α A aaa SEATING PLANE aaa C 8 525 Race Street, San Jose, CA 95126 ICS525-07/08 LVCMOS User Configurable Clock Millimeters Inches Min Max Min Max 1.35 1.75 .053 .069 0.10 0.25 .0040 .010 -- 1.50 -- .059 0.20 0.30 .008 .012 0.18 0.25 ...

Page 9

... Tubes Tape and Reel Tubes Tape and Reel Tubes Tape and Reel Tubes Tape and Reel 9 525 Race Street, San Jose, CA 95126 ICS525-07/08 LVCMOS User Configurable Clock Package Temperature 28-pin SSOP 0 to +70°C 28-pin SSOP 0 to +70°C 28-pin SSOP 0 to +70°C 28-pin SSOP 0 to +70° ...

Related keywords