sy89834u Micrel Semiconductor, sy89834u Datasheet - Page 4

no-image

sy89834u

Manufacturer Part Number
sy89834u
Description
2.5v/3.3v Two Input, 1ghz Lvttl/cmo To-lvpecl 1 4 Fanout Buffer/ Translator With 2 1 Input Mux
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sy89834uMG
Manufacturer:
MICREL
Quantity:
130
Part Number:
sy89834uMG
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
sy89834uMGTR
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Micrel, Inc.
V
Symbol
f
t
t
t
t
DC
t
t
t
Notes:
5.
6.
7.
8.
9.
10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2
11. Cycle-to-cycle jitter definition: The variation period between adjacent cycles over a random sample of adjacent cycle pairs.
12. Total jitter definition: with an ideal clock input frequency of
13. If t
14. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications
15. See “Timing Diagrams,” Figure 1a.
MAX
pd
SW
SKEW
JITTER
S
H
r
, t
CC
AC ELECTRICAL CHARACTERISTICS
f
High-frequency AC parameters are guaranteed by design and characterization.
V
differential output signal. See Figure 1.
Within device skew is measured between two different outputs under identical input transitions.
Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective
inputs.
Random jitter is measured with a K28.7 pattern, measured at f
T
than the specified peak-to-peak jitter value.
set-up and hold times do not apply.
= 2.5V 5% or V
IH
JITTER_CC
r
/t
= 2.0V, V
f
is less than 350ps, the duty cycle distortion will increase beyond the duty cycle limits.
Data
Clock
= T
Parameter
Maximum Frequency
Propagation Delay
Switchover Time
Within-Device Skew
Part-to-Part Skew
Duty Cycle
Set-Up Time
Hold Time
Output Rise/Fall Times
(20% to 80%)
IL
n
Random Jitter (RJ)
Deterministic Jitter (DJ)
Cycle-to-Cycle Jitter
Total Jitter (TJ)
= 0.8V, 50% duty cycle. Delay measured at 100MHz from the crossing of the input signal with V
– T
CC
n+1
= 3.3V 10% , R
, where T is the time between rising edges of the output signal.
EN to IN1, IN
EN to IN1, IN
L
SEL-to-Q
= 50 to V
IN-to-Q
CC
Condition
Input t
Note 6
Note 7
Note 8
Note 9
Note 10
Note 11
Note 12
Input t
Note 14 and Note 15
Note 14 and Note 15
–2V; T
(5)
f
MAX
r
r
/t
MAX
/ t
f
23
A
(device), no more than one output edge in 10
f
–1 PRBS pattern.
.
= –40 C to +85 C, unless otherwise stated.
350ps, Note 13
350ps
4
hbwhelp@micrel.com or (408) 955-1690
Min
200
200
300
500
CC
12
1.0
45
70
/2 as the crossing of the
output edges will deviate by more
Typ
320
320
140
50
5
Precision Edge
Max
500
500
300
225
20
10
10
55
M9999-080505
1
1
SY89834U
ps
ps
Units
ps
ps
GHz
ps
ps
ps
ps
ps
ps
ps
%
RMS
RMS
PP
PP
®

Related parts for sy89834u