max9180extt Maxim Integrated Products, Inc., max9180extt Datasheet
max9180extt
Related parts for max9180extt
max9180extt Summary of contents
Page 1
Rev 1; 2/04 400Mbps, Low-Jitter, Low-Noise LVDS General Description The MAX9180 is a 400Mbps, low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single LVDS output. Its low-jitter, low-noise performance makes ...
Page 2
Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +4.0V CC IN+, IN- to GND.....................................................-0.3V to +4.0V OUT+, OUT- to GND .............................................-0.3V to +4.0V Short-Circuit Duration (OUT+, OUT-) .........................Continuous Continuous Power Dissipation ...
Page 3
Low-Jitter, Low-Noise LVDS AC ELECTRICAL CHARACTERISTICS (V = 3.0V to 3.6V 100Ω ±1 otherwise noted. Typical values are at V PARAMETER Differential Propagation Delay High to Low Differential Propagation Delay Low to High Added ...
Page 4
Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package (V = 3.3V 100Ω ±1 10pF frequency = 200MHz, 50% duty cycle SUPPLY CURRENT INPUT FREQUENCY VS ...
Page 5
Low-Jitter, Low-Noise LVDS (V = 3.3V 100Ω ±1 10pF frequency = 200MHz, 50% duty cycle, R TRANSITION TIME TEMPERATURE VS. 800 750 700 650 t 600 TLH 550 500 450 400 -40 ...
Page 6
Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package Applications Information Supply Bypassing Bypass V with a high-frequency surface-mount ceram 0.01µF capacitor as close to the device as possible. Differential Traces Input and output trace characteristics affect the ...
Page 7
Low-Jitter, Low-Noise LVDS IN2 V - 0. IN1 R /2 IN1 IN- Figure 1. LVDS Fail-Safe Input 1.25V IN+ 1.20V V OD 1.25V IN- 1.20V Figure 2. DC Load Test Circuit _______________________________________________________________________________________ ...
Page 8
Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package IN- OV (DIFFERENTIAL) IN+ t PLHD OUT- OUT+ 20% V DIFF Figure 4. Transition Time and Propagation Delay Timing Diagram 1/4 MAX9129 REPEATERS REDUCE ASIC OR FPGA STUB LENGTH ON A ...
Page 9
Low-Jitter, Low-Noise LVDS (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely ...