max9310eupt Maxim Integrated Products, Inc., max9310eupt Datasheet

no-image

max9310eupt

Manufacturer Part Number
max9310eupt
Description
Max9310 1 5 Clock Driver With Selectable Lvpecl Inputs And Lvds Outputs
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
The MAX9310 is a fast, low-skew 1:5 differential driver
with selectable LVPECL/HSTL inputs and LVDS out-
puts, designed for clock distribution applications. This
device features an ultra-low propagation delay of 345ps
with 45.5mA of supply current.
The MAX9310 operates from a 2.375V to 2.625V power
supply for use in 2.5V systems. A 2:1 input multiplexer
is used to select one of two differential inputs. The input
selection is controlled through the CLKSEL pin. This
device also features a synchronous enable function.
The MAX9310 is offered in a space-saving 20-pin
TSSOP package and operates over the extended tem-
perature range from -40°C to +85°C.
19-2541; Rev 0; 7/02
Functional diagram appears at end of data sheet.
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Data and Clock Drivers and Buffers
Central-Office Backplane Clock Distribution
DSLAM
Base Stations
ATE
MAX9310
Typical Application Circuit
Q_
Q_
________________________________________________________________ Maxim Integrated Products
Z
Z
O
O
= 50Ω
= 50Ω
General Description
100Ω
LVPECL Inputs and LVDS Outputs
Applications
1:5 Clock Driver with Selectable
RECEIVER
o Guaranteed 1.0GHz Operating Frequency
o 8ps Output-to-Output Skew
o 345ps Propagation Delay
o Accepts LVPECL and Differential HSTL Inputs
o Synchronous Output Enable/Disable
o Two Selectable Differential Inputs
o 2.375V to 2.625V Supply Voltage
o ESD Protection: ±2kV (Human Body Model)
o Input Bias Resistors Drive Output Low for Open
MAX9310EUP
Inputs
TOP VIEW
PART
QO
Q0
Q1
Q1
Q2
Q2
Q3
Q3
Q4
Q4
10
1
2
3
4
5
6
7
8
9
-40°C to +85°C
Ordering Information
TEMP RANGE
MAX9310
TSSOP
Pin Configuration
20
19
18
17
16
15
14
13
12
11
PIN-PACKAGE
20 TSSOP
V
EN
V
CLK1
CLK1
I.C.
CLK0
CLK0
CLKSEL
GND
CC
CC
Features
1

Related parts for max9310eupt

max9310eupt Summary of contents

Page 1

Rev 0; 7/02 General Description The MAX9310 is a fast, low-skew 1:5 differential driver with selectable LVPECL/HSTL inputs and LVDS out- puts, designed for clock distribution applications. This device features an ultra-low propagation delay of 345ps with 45.5mA of ...

Page 2

Clock Driver with Selectable LVPECL Inputs and LVDS Outputs ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +4.1V CC EN, CLKSEL, CLK_, CLK_, to GND............-0. CLK_ to CLK_ ...........................................................|V Continuous Output Current .................................................24mA Surge Output Current..........................................................50mA Continuous ...

Page 3

DC ELECTRICAL CHARACTERISTICS (continued) - GND = 2.375V to 2.625V, outputs terminated with 100Ω ±1%, unless otherwise noted. Typical values are 1.0V 1.5V, unless otherwise noted.) (Notes 1, ...

Page 4

Clock Driver with Selectable LVPECL Inputs and LVDS Outputs AC ELECTRICAL CHARACTERISTICS (continued) - GND = 2.375V to 2.625V, outputs terminated with 100Ω ±1 0.15V unless otherwise noted. Typical ...

Page 5

GND = 2.5V, outputs terminated with 100Ω ±1 1.5V, unless otherwise noted.) ILD CC PROPAGATION DELAY vs. HIGH VOLTAGE OF DIFFERENTIAL INPUT (V 390 370 350 330 310 290 1.2 1.5 1.8 ...

Page 6

Clock Driver with Selectable LVPECL Inputs and LVDS Outputs PIN NAME Positive Supply Voltage. Bypass each V 18 Place the capacitors as close to the device as possible with the smaller value capacitor closest CC to the ...

Page 7

Detailed Description The MAX9310 is a low-skew 1:5 differential driver with two selectable LVPECL inputs and LVDS outputs, designed for clock distribution applications. The select- ed clock accepts a differential input signal and repro- duces it on five separate differential ...

Page 8

Clock Driver with Selectable LVPECL Inputs and LVDS Outputs V CC 75kΩ CLK0 CLK0 75kΩ 75kΩ GND GND V CC 75kΩ CLK1 CLK1 75kΩ 75kΩ GND GND CLKSEL EN I.C. 8 _______________________________________________________________________________________ 60kΩ 60kΩ GND ...

Page 9

For the latest package outline information www.maxim-ic.com/packages.) Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim ...

Related keywords