max9312ecj-t Maxim Integrated Products, Inc., max9312ecj-t Datasheet

no-image

max9312ecj-t

Manufacturer Part Number
max9312ecj-t
Description
Dual 1 5 Differential Lvpecl/lvecl/hstl Clock And Data Drivers
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
The MAX9312/MAX9314 are low skew, dual 1-to-5 dif-
ferential drivers designed for clock and data distribu-
tion. These devices accept two inputs. Each input is
reproduced at five differential outputs. The differential
inputs can be adapted to accept single-ended inputs
by connecting the on-chip V
reference voltage.
The MAX9312/MAX9314 feature low part-to-part skew
(30ps) and output-to-output skew (12ps), making them
ideal for clock and data distribution across a backplane
or a board. For interfacing to differential HSTL and
LVPECL signals, these devices operate over a +2.25V
to +3.8V supply range, allowing high-performance
clock or data distribution in systems with a nominal
+2.5V or +3.3V supply. For differential LVECL opera-
tion, these devices operate from a -2.25V to -3.8V sup-
ply.
The MAX9312 features an on-chip V
of 1.425V below the positive supply voltage. The
MAX9314 offers an on-chip V
1.32V below the positive supply voltage.
Both devices are offered in space-saving, 32-pin 5mm
5mm TQFP, 5mm x 5mm QFN, and industry-standard
32-pin 7mm
19-2079; Rev 1; 2/02
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Pin Configuration appears at end of data sheet.
Precision Clock Distribution
Low-Jitter Data Repeater
CLKA
CLKA
75kΩ
7mm TQFP packages.
V
BB
Dual 1:5 Differential LVPECL/LVECL/HSTL
V
________________________________________________________________ Maxim Integrated Products
75kΩ
EE
V
V
CC
EE
General Description
75kΩ
BB
supply to one input as a
BB
reference output of
Applications
BB
reference output
QA0
QA0
QA1
QA1
QA2
QA2
QA3
QA3
QA4
QA4
CLKB
CLKB
Clock and Data Drivers
75kΩ
o +2.25V to +3.8V Differential HSTL/LVPECL
o -2.25V to -3.8V Differential LVECL Operation
o 30ps (typ) Part-to-Part Skew
o 12ps (typ) Output-to-Output Skew
o 312ps (typ) Propagation Delay
o ≥ 300mV Differential Output at 3GHz
o On-Chip Reference for Single-Ended Inputs
o Output Low with Open Input
o Pin Compatible with MC100LVEP210 (MAX9312)
o Offered in Tiny QFN* Package (70% Smaller
*Future product—contact factory for availability.
MAX9312EGJ*
MAX9314EGJ*
MAX9312ECJ
MAX9312EHJ*
MAX9314ECJ
MAX9314EHJ*
Operation
and MC100EP210 (MAX9314)
Footprint than LQFP)
75kΩ
V
PART
EE
V
V
CC
EE
75kΩ
TEMP. RANGE
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
Ordering Information
Functional Diagram
PIN-PACKAGE
32 TQFP (7mm
32 QFN (5mm
32 TQFP (5mm
32 TQFP (7mm
32 QFN (5mm
32 TQFP (5mm
QB0
QB0
QB1
QB1
QB2
QB2
QB3
QB3
QB4
QB4
Features
5mm)
5mm)
7mm)
5mm)
7mm)
5mm)
1

Related parts for max9312ecj-t

max9312ecj-t Summary of contents

Page 1

... Output Low with Open Input o Pin Compatible with MC100LVEP210 (MAX9312) and MC100EP210 (MAX9314) o Offered in Tiny QFN* Package (70% Smaller Footprint than LQFP) reference output BB reference output of PART MAX9312ECJ ✕ MAX9312EGJ* MAX9312EHJ* Applications MAX9314ECJ MAX9314EGJ* MAX9314EHJ* *Future product—contact factory for availability. QA0 ...

Page 2

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers ABSOLUTE MAXIMUM RATINGS ...............................................................................4. CLK_) .............................V Inputs (CLK_, EE CLK_ to CLK_ ....................................................................±3.0V Continuous Output Current .................................................50mA Surge Output Current........................................................100mA V Sink/Source Current ...............................................±0.65mA BB Junction-to-Ambient Thermal ...

Page 3

Dual 1:5 Differential LVPECL/LVECL/HSTL DC ELECTRICAL CHARACTERISTICS (continued +2.25V to +3.8V, outputs loaded with 50Ω ± PARAMETER SYMBOL CONDITIONS CLK_ Input Low I ILCLK Current OUTPUTS (Q__ Single-Ended Output ...

Page 4

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers AC ELECTRICAL CHARACTERISTICS ( +2.25V to +3.8V, outputs loaded with 50Ω ± (20% to 80%), 1. IHD ...

Page 5

Dual 1:5 Differential LVPECL/LVECL/HSTL (V = +3.3V 0.95V IHD CC loaded with 50Ω 2V +25°C, unless otherwise noted SUPPLY CURRENT vs. ...

Page 6

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers PIN NAME Positive Supply Voltage. Bypass from 16, 25 Place the capacitors as close to the device as possible with the smaller value capacitor closest to CC ...

Page 7

Dual 1:5 Differential LVPECL/LVECL/HSTL Detailed Description The MAX9312/MAX9314 are low-skew, dual 1-to-5 differ- ential drivers designed for clock and data distribution. For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing ...

Page 8

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers CLK_ CLK_ Q_ Q_ Figure 1. Switching with Single-Ended Input CLK_ CLK_ Q_ Q_ (Q_) - (Q_) Figure 2. Differential Transition Time and Propagation Delay Timing Diagram Pin Configuration TOP VIEW V ...

Page 9

Dual 1:5 Differential LVPECL/LVECL/HSTL _______________________________________________________________________________________ Clock and Data Drivers Package Information 9 ...

Page 10

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers 10 ______________________________________________________________________________________ Package Information (continued) ...

Page 11

Dual 1:5 Differential LVPECL/LVECL/HSTL Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice ...

Related keywords