74vhc02mx-nl Fairchild Semiconductor, 74vhc02mx-nl Datasheet

no-image

74vhc02mx-nl

Manufacturer Part Number
74vhc02mx-nl
Description
74vhc02 Quad 2-input Nor Gate
Manufacturer
Fairchild Semiconductor
Datasheet
©1992 Fairchild Semiconductor Corporation
74VHC02 Rev. 1.3
74VHC02
Quad 2-Input NOR Gate
Features
Ordering Information
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the
ordering number. Pb-Free package per JEDEC J-STD-020B.
Note:
1. Device available in Tape and Reel only.
74VHC02M
74VHC02MX_NL
74VHC02SJ
74VHC02MTC
74VHC02MTCX_NL
High Speed: t
Low power dissipation: I
High noise immunity: V
Power down protection is provided on all inputs
Low noise: V
Pin and function compatible with 74HC02
Order Number
OLP
PD
(1)
= 3.6ns (Typ.) at V
= 0.8V (Max.)
(1)
NIH
CC
Package
Number
MTC14
MTC14
M14A
M14A
M14D
= V
= 2µA (Max.) at T
NIL
= 28% V
CC
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
= 5V
CC
A
(Min.)
= 25°C
General Description
The VHC02 is an advanced high-speed CMOS 2-Input
NOR Gate fabricated with silicon gate CMOS technol-
ogy. It achieves the high-speed operation similar to
equivalent Bipolar Schottky TTL while maintaining the
CMOS low power dissipation. The internal circuit is
composed of 3 stages, including buffer output, which
provide high noise immunity and stable output. An input
protection circuit insures that 0V to 7V can be applied to
the input pins without regard to the supply voltage. This
device can be used to interface 5V to 3V systems and
two supply systems such as battery backup. This circuit
prevents device destruction due to mismatched supply
and input voltages.
Package Description
www.fairchildsemi.com
May 2007
tm

Related parts for 74vhc02mx-nl

74vhc02mx-nl Summary of contents

Page 1

... OLP ■ Pin and function compatible with 74HC02 Ordering Information Package Order Number Number 74VHC02M M14A (1) 74VHC02MX_NL M14A 74VHC02SJ M14D 74VHC02MTC MTC14 (1) 74VHC02MTCX_NL MTC14 Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering number ...

Page 2

... Connection Diagram Pin Description Pin Names Inputs Outputs n ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 Logic Symbol Truth Table Description IEEE/IEC www.fairchildsemi.com ...

Page 3

... Operating Temperature OPR Input Rise and Fall Time 3.3V ± 0. 5.0V ± 0. Note: 2. Unused inputs must be held HIGH or LOW. They may not float. ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 Parameter (2) Parameter 3 Rating –0.5V to +7.0V –0.5V to +7.0V –0. 0.5V CC –20mA ±20mA ±25mA ± ...

Page 4

... Quiet Output Minimum OLV Dynamic V OL (3) V Minimum HIGH Level IHD Dynamic Input Voltage (3) V Maximum LOW Level ILD Dynamic Input Voltage Note: 3. Parameter guaranteed by design. ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 (V) Conditions Min. 1.50 0 –50µ 1 ...

Page 5

... PD current consumption without load. Average operating current can be obtained by the equation: (opr • V • ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 V (V) Conditions CC = 15pF 3.3 ± 0 50pF C ...

Page 6

... Physical Dimensions Dimensions are in millimeters unless otherwise noted. Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 Package Number M14A 6 www.fairchildsemi.com ...

Page 7

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 Package Number M14D 7 www.fairchildsemi.com ...

Page 8

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ©1992 Fairchild Semiconductor Corporation 74VHC02 Rev. 1.3 Package MTC14 8 www.fairchildsemi.com ...

Page 9

... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ® ACEx Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™ ...

Related keywords