max500bcwet Maxim Integrated Products, Inc., max500bcwet Datasheet
max500bcwet
Related parts for max500bcwet
max500bcwet Summary of contents
Page 1
Rev 2; 2/96 _______________General Description The MAX500 is a quad, 8-bit, voltage-output digital-to- analog converter (DAC) with a cascadable serial inter- face. The IC includes four output buffer amplifiers and input logic for an easy-to-use, two- or three-wire serial ...
Page 2
CMOS, Quad, Serial-Interface 8-Bit DAC ABSOLUTE MAXIMUM RATINGS Power Requirements V to AGND...........................................................-0.3V, +17V DGND ..........................................................-0.3V, +17V DGND ..................................................-7V ...............................................................-0.3V, +24V DD SS Digital Input Voltage to DGND ....................-0.3V, ...
Page 3
ELECTRICAL CHARACTERISTICS—Dual Supplies (continued +11.4V to +16.5V -5V ±10%, AGND = DGND = 0V PARAMETER SYMBOL DYNAMIC PERFORMANCE Voltage Output Slew Rate V Settling Time OUT Digital Feedthrough Digital Crosstalk Output Load Resistance ...
Page 4
CMOS, Quad, Serial-Interface 8-Bit DAC ELECTRICAL CHARACTERISTICS—Single Supply (V = +15V ±5 AGND = DGND = 0V PARAMETER SYMBOL STATIC PERFORMANCE Resolution Total Unadjusted Error Relative Accuracy Differential Nonlinearity Full-Scale Error Full-Scale Tempco Zero-Code Error ...
Page 5
Operating Characteristics (continued) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE - 200 (V) OUT _______________Detailed Description ...
Page 6
CMOS, Quad, Serial-Interface 8-Bit DAC POSITIVE STEP (V = - s/div Figure 2. Positive and Negative Settling Times DYNAMIC RESPONSE (V = - s/div Figure 3. Dynamic Response sink, as well as ...
Page 7
A1 A0 SCL SDA LOAD LDAC SRO (SERIAL OUTPUT SCL t S1 SDA SRO t D1 Figure 5. 3-Wire Mode A1 SCL SDA LDAC SRO (SERIAL OUTPUT SCL t S1 SDA t D1 SRO t D1 ...
Page 8
CMOS, Quad, Serial-Interface 8-Bit DAC A low level on LOAD line initiates the transfer of data from the shift register to the addressed input register. The data can stay in this register until all four of the input registers are ...
Page 9
The SRO output swings from other MAX500s poses no problem. If SRO is used to drive a TTL-compatible input, use a clamp diode between TTL +5V and V and the current-limiting DD resistor to prevent potential latchup ...
Page 10
CMOS, Quad, Serial-Interface 8-Bit DAC Table 3. Unipolar Code Table DAC CONTENTS MSB LSB ...
Page 11
Using an AC Reference In applications where V has AC signal components, REF the MAX500 has multiplying capability within the limits of the V input range specifications. Figure 11 shows REF a technique for applying a sine-wave signal to the ...
Page 12
CMOS, Quad, Serial-Interface, 8-Bit DAC A15 ADDRESS BUS A8 82C55 A0 A1 8085/ ADDRESS 8088 CS DECODE LATCH ALE D7 D0 AD7 ADDRESS AND DATA BUS AD0 * CONNECT LOAD TO P1.3 FOR 3-WIRE MODE OR CONNECT ...