max5965a Maxim Integrated Products, Inc., max5965a Datasheet - Page 32

no-image

max5965a

Manufacturer Part Number
max5965a
Description
High-power, Quad, Monolithic, Pse Controllers For Power Over Ethernet
Manufacturer
Maxim Integrated Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
max5965aEAX+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
max5965aEAX+
Manufacturer:
NIPPON
Quantity:
43 000
High-Power, Quad, Monolithic, PSE Controllers
for Power over Ethernet
PGOOD_ is set to 1 (Table 14) at the end of the power-
up startup period if the power-good condition is met (0
< (V
must remain valid for more than t
PGOOD_. PGOOD_ is reset to 0 whenever the output
falls out of the power-good condition. A fault condition
immediately forces PGOOD_ low.
A3, A2, A1, A0 (Table 15) represent the 4 LSBs of the
MAX5965A/MAX5965B address (Table 4). During a
reset, the device latches into R11h. These 4 bits
Table 14. Power Status Register
Table 15. Address Input Status Register
32
PGOOD4
PGOOD3
PGOOD2
PGOOD1
PWR_EN4
PWR_EN3
PWR_EN2
PWR_EN1
Reserved
Reserved
A3
A2
A1
A0
MIDSPAN
AUTO
OUT_
______________________________________________________________________________________
SYMBOL
SYMBOL
- V
EE
ADDRESS = 10h
ADDRESS = 11h
) < PG
TH
). The power-good condition
BIT
BIT
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
PGOOD
R/W
R/W
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
to assert
Power-good condition on port 4
Power-good condition on port 3
Power-good condition on port 2
Power-good condition on port 1
Power is enabled on port 4
Power is enabled on port 3
Power is enabled on port 2
Power is enabled on port 1
Reserved
Reserved
Device address, A3 pin latched-in status
Device address, A2 pin latched-in status
Device address, A1 pin latched-in status
Device address, A0 pin latched-in status
MIDSPAN input’s latched-in status
AUTO input’s latched-in status
PWR_EN_ is set to 1 when the port power is turned on.
PWR_EN_ resets to 0 as soon as the port turns off. Any
transition of PGOOD_ and PWR_EN_ bits set the corre-
sponding bit in the power event registers R02h/R03h
(Table 8). A reset sets R10h = 00h.
address from the corresponding inputs as well as the
state of the MIDSPAN and AUTO inputs. Changes to
those inputs during normal operation are ignored.
DESCRIPTION
DESCRIPTION

Related parts for max5965a