max5858 Maxim Integrated Products, Inc., max5858 Datasheet - Page 12

no-image

max5858

Manufacturer Part Number
max5858
Description
Max5858 Dual, 10-bit, 300msps, Current-output Dac With 4x/2x/1x Interpolation Filters
Manufacturer
Maxim Integrated Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
max5858AECM+D
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
max5858AECM+TD
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
max5858ECM+D
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
max5858ECM+TD
Manufacturer:
Maxim Integrated
Quantity:
10 000
Dual, 10-Bit, 300Msps, Current-Output DAC with
4x/2x/1x Interpolation Filters
12
28, 34
29, 33
37, 38
40, 46
______________________________________________________________________________________
PIN
10
11
12
13
14
15
16
17
20
21
22
23
24
25
26
27
30
31
32
35
36
39
41
42
43
44
45
DA2/G0
OUTNB
OUTNA
OUTPB
OUTPA
CLKXP
CLKXN
NAME
CGND
AGND
CV
REFO
REFR
AV
REN
N.C.
DA1
DA0
DB9
DB8
DB7
DB6
DB5
CLK
DB4
DB3
DB2
DB1
DB0
IDE
CW
I.C.
EP
DD
DD
Channel A Input Data Bit 2/Channel A Gain Adjustment Bit 0
Channel A Input Data Bit 1
Channel A Input Data Bit 0 (LSB)
Channel B Input Data Bit 9 (MSB)
Channel B Input Data Bit 8
Channel B Input Data Bit 7
Channel B Input Data Bit 6
Channel B Input Data Bit 5
Clock Output
Interleave Data Mode Enable. When IDE is high, data for both DAC channels is written through port A
(bits DA9–DA0). When IDE is low, channel A data is latched on the rising edge of CLK and channel B
is latched on the falling edge of CLK.
Channel B Input Data Bit 4
Channel B Input Data Bit 3
Channel B Input Data Bit 2
Channel B Input Data Bit 1
Channel B Input Data Bit 0 (LSB)
Active-Low Control Word Write Pulse. The control word is latched on the falling edge of CW.
Internally Connected. Do not connect.
Clock Ground
Differential Clock Input Positive Terminal. Bypass CLKXP with a 0.01µF capacitor to CGND when
CLKXN is in single-ended mode.
Differential Clock Input Negative Terminal. Bypass CLKXN with a 0.01µF capacitor to CGND when
CLKXP is in single-ended mode.
Clock Power Supply. See the Power Supplies, Bypassing, Decoupling, and Layout section.
Active-Low Reference Enable. Connect REN to AGND to activate the on-chip 1.24V reference.
Reference I/O. REFO serves as the reference input when the internal reference is disabled. If the
internal 1.24V reference is enabled, REFO serves as the output for the internal reference. When the
internal reference is enabled, bypass REFO to AGND with a 0.1µF capacitor.
No Connection. Not internally connected.
Full-Scale Current Adjustment. To set the output full-scale current, connect an external resistor RSET
between REFR and AGND. The output full-scale current is equal to 32 × V
Analog Power Supply. See Power Supplies, Bypassing, Decoupling, and Layout section.
Channel B Negative Analog Current Output
Channel B Positive Analog Current Output
Analog Ground
Channel A Negative Analog Current Output
Channel A Positive Analog Current Output
Exposed Pad. Connect to the ground plane.
FUNCTION
Pin Description (continued)
REFO
/R
SET
.

Related parts for max5858