ad1555xp Analog Devices, Inc., ad1555xp Datasheet - Page 21

• Manufacturer Part Number: ad1555xp
• Description: 24-bit Adc With Low Noise Pga
• Manufacturer: Analog Devices, Inc.

Analog Input and Digital Output Data Format
When operating with a nominal MCLK frequency of 256 kHz,
the AD1555 is designed to output a ones-density bitstream from
0.166 to 0.834 on its MDATA output pin corresponding to an
input voltage from –2.25 V to +2.25 V on the MODIN pin.
The AD1556 computes a 24-bit two’s complement output whose
codes range from decimal –6,291,456 to +6,291,455 as shown
in Table VII.
Analog Input
MODIN
~ +2.526 V*
~ +2.25 V
~ +2 V
~ 0 V
~ –2 V
~ –2.25 V
~ –2.526 V*
*Input out of range.
STATUS Register
The AD1556 status register contains 24 bits that capture poten-
tial error conditions and readback the configuration settings.
The status register mapping is defined in Table VIII.
The ERROR bit is the logical OR of the other error bits, OVWR,
MFLG, and ACC. ERROR and the other error bits are reset
low after completing a status register read operation or upon
RESET. The ERROR bit is the inverse of the ERROR output pin.
The OVWR bit indicates if an unread conversion result is over-
written in the output data register. If a data read was started but
not completed when new data is loaded into the output data
register, the OVWR bit is set high.
The MFLG status bit is set to the state of the MFLG input pin
on the rising edge of CLKIN. MFLG will remain set high as long
as the MFLG bit is set. The MFLG status bit will not change
during power-down or RESET.
REV. B
AD1556
DRDYBUF = 0
DGND
Figure 11. DRDY Output Pin Configuration
V
L
TO THE
MICROPROCESSOR
DRDY
Table VII. Output Coding
Hexa
5FFFFF
558105
4C00E8
000000
B3FF17
AA7EFA
A00000
DRDYBUF = 1
AD1556
AD1556
V
V
Output Code
L
L
DRDY
DRDY
TO OTHER
AD1556s
TO THE
MICROPROCESSOR
DGND
Decimal
+6291455
+5603589
+4980968
0
–4980969
–5603590
–6291456
–21–
The ACC bit is set high and the data output is clipped to either
+FS (0111 . . . ) or –FS (1000 . . . ) if an underflow or overflow
has occurred in the digital filter.
The FLSTL bit indicates the digital filter has settled and the
conversion results are an accurate representation of the analog
input. FLSTL is set low on RESET, at power-up, and upon
exiting the power-down state. FLSTL also goes low when SYNC
sets the start of the filter’s convolution cycle, when changes are
made to the device setting with the hardware pins CB0–CB4,
BW0–BW2, or CSEL, and when the MFLG status bit is set
high. When FLSTL is low the OVWR, MFLG, ACC, and DRNG
status bits will not change.
The DRNG bit is used to indicate if the analog input to the
AD1555 is outside its specified operating range. The DRNG bit
is set high whenever the AD1556 digital filter computes four
consecutive output samples that are greater than decimal
+6,291455 or all less than –6,291456.
Layout
The AD1555 has very good immunity to noise on the power
supplies. However, care should still be taken with regard to
grounding layout.
The printed circuit board that houses the AD1555 and the
AD1556 should be designed so the analog and digital sections
are separated and confined to certain areas of the board. This
facilitates the use of ground planes that can be easily separated.
Digital and analog ground planes should be joined in only one
place, preferably underneath the AD1555, or at least as close as
possible to the AD1555. If the AD1555 is in a system where
multiple devices require analog-to-digital ground connections,
the connection should still be made at one point only, a star
ground point, which should be established as close as possible to
the AD1555.
It is recommended to avoid running digital lines under the
device since these will couple noise onto the die. The analog
ground plane should be allowed to run under the AD1555 to
avoid noise coupling. Fast switching signals such as MDATA and
MCLK should be shielded with digital ground to avoid radiating
noise to other sections of the board and should never run near
analog signal paths. Crossover of digital and analog signals
should be avoided. Traces on different but close layers of the
board should run at right angles to each other. This will re-
duce the effect of feedthrough through the board.
The power supply lines to the AD1555 should use as large a
trace as possible to provide low impedance paths and reduce
the effect of glitches on the power supply lines. Good decoupling
is also important to lower the supplies impedance resent to the
AD1555 and reduce the magnitude of the supply spikes. Decou-
pling ceramic capacitors, typically 100 nF, should be placed on
power supply pins +V
up against these pins and their corresponding ground pins.
Additionally, low ESR 10 µF capacitors should be located in
the vicinity of the ADC to further reduce low frequency ripple.
The V
or come from the analog supply V
supply is noisy, or fast switching digital signals are present, it is
recommended, if no separate supply is available, to connect the
V
as shown in Figure 7.
L
digital supply to the analog supply V
L
supply of the AD1555 can either be a separate supply
A
, –V
A
, and V
AD1555/AD1556
L
A
. When the system digital
close to, and ideally right
A
through an RC filter