ad1884 Analog Devices, Inc., ad1884 Datasheet
ad1884
Available stocks
Related parts for ad1884
ad1884 Summary of contents
Page 1
... HP HP Figure 1. Functional Block Diagram One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 High Definition Audio ® SoundMAX Codec AD1884 AD1884 PORT A PORT D MONO OUT PORT E PORT F PCBEEP PORT C PORT B www.analog.com ©2007 Analog Devices, Inc. All rights reserved. ...
Page 2
... General Specifications ............................................ 4 HD–Audio Link Specification .................................. 6 Power Down States ............................................... 7 Absolute Maximum Ratings ....................................... 8 ESD Sensitivity ..................................................... 8 Environmental Conditions ...................................... 8 Pin Configuration and Function Descriptions ................. 9 HD Audio Widgets ................................................ 12 AD1884 HD Audio Parameters ................................. 13 Outline Dimensions ............................................... 15 Ordering Guide ..................................................... 15 REVISION HISTORY 1/07–Rev 0: Initial version Rev Page January 2007 ...
Page 3
... PCs that meet the Microsoft Vista premium performance specifications as well as desktop PCs that meet the Microsoft Vista Basic performance specifications. The AD1884 is available in a 48-lead, Pb-free frame chip scale package in both reels and trays. See Ordering Guide on Page ...
Page 4
... AD1884 AD1884 SPECIFICATIONS TEST CONDITIONS Parameter Test Condition Temperature 25°C Digital Supply 3.3 V Analog Supply 3.3 V MIC_BIAS_IN (via Low-Pass Filter) 5.0 V Sample Rate f 48 kHz S Input Signal (Frequency Sine Wave) 1008 Hz Amplitude for THD + N –3.0 dB Full Scale Analog Output Pass Band kHz ...
Page 5
... Mic Boost = +10 dB Mic Boost = +20 dB Mic Boost = +30 dB Input Impedance PCBEEP Ports (Mic Boost = 0 dB) Port F 1 Input Capacitance (Measured from 0.6 × kHz Rev Page January 2007 AD1884 Min Typ Max 24 10 0.5 –85 –95 1.5 –58.5 0 –80 1.5 – ...
Page 6
... AD1884 Parameter MICROPHONE BIAS MIC_BIAS-B, MIC_BIAS-C MIC_BIAS_IN (Pin 33 +3.3 V MIC_BIAS_IN (Pin 33 MIC_BIAS_IN (Pin 33) = +3.3 V MIC_BIAS-E (When enabled as BIAS) Output Drive Current GPIO 0 Input Signal High ( Input Signal Low ( Output Signal High ( Output Signal Low ( Input Leakage Current (Signal High) (I ...
Page 7
... Powering down the MIC_BIAS powers down all port MIC_BIAS pins. This disables all microphone bias circuits set to 100% or 50%, setting them to the Hi-Z state. The 0 and Hi-Z states remain unaffected by the MIC_BIAS power state. ID Typ VDD Mixer and MIC_BIAS nodes which have independent power controls. V REF Rev Page January 2007 AD1884 IA Typ Unit VDD ...
Page 8
... AD1884 ABSOLUTE MAXIMUM RATINGS Stresses greater than those listed below may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability ...
Page 9
... RESET 11 12 PCBEEP AD1884JCPZ TOP VIEW (Not To Scale Figure 2. AD1884 48-Lead Package and Pinout Rev Page January 2007 38 37 PORT-D_R 36 PORT-D_L 35 SENSE_B/SRC_A 34 MIC_BIAS_IN 33 32 MONO_OUT 31 GPIO_1/MIC_BIAS-E 30 GPIO_2 29 MIC_BIAS-C 28 MIC_BIAS-B 27 VREF_FLT 26 ...
Page 10
... Link Serial Data Output. AD1884 input stream. Clocked on both edges of the BIT_CLK. I Link Bit Clock. 24.000 MHz serial data clock . I/O Link Serial Data Input. AD1884 output stream clocked only on one edge of BIT_CLK. I Link Frame Sync. I Link Reset. AD1884 master hardware reset. ...
Page 11
... I Source Power for Microphone Bias Boost Circuitry. Connect this pin to 5.0 V via a low-pass filter. When connected this way the AD1884 is capable of providing +3 mic bias to all of the mic bias pins (except on Pin 31 not available, connect this pin to +3.3 V (AV The AD1884 produces a mic bias voltage relative to the AV (typically 3 ...
Page 12
... AD1884 HD AUDIO WIDGETS Table 4. HD Audio Widgets Node ID Name Type ID 00 ROOT x 01 FUNCTION x 02 S/PDIF DAC 0 03 DAC_0 0 04 DAC_1 0 05 VendorD_1 F 06 VendorD_2 F 07 Port A Mixer 2 08 ADC_0 1 09 ADC_1 1 0A Port D Mixer 2 0B Port F Mixer 2 0C ADC Selector 0 ...
Page 13
... AD1884 HD AUDIO PARAMETERS Table 5. Root and Function Node Parameters Node ID Name Type 00 ROOT Root 01 FUNCTION Function 1 Table 6. SubSystem ID Node ID Name 01 FUNCTION 1 The SSID value is set on codec power-up only. SSID is not reset by link or soft reset in order to preserve modifications by BIOS control. Table 7. Widget Parameters ...
Page 14
... AD1884 Table 8. Connection List Connection Node ID [0–3] [4–7] [8–11] 02 00090801 00002122 08 0000000C 09 0000000D 0A 00002104 0B 0000210F 0C 25209614 0D 25209614 0E 00000403 0F 00000403 10 11 00000007 12 0000000A 13 0000001F 0000000B 19 00002120 1A 1B 00000002 1C 00000024 1D 8F0A1907 96111C1A 0000A61E 1E 0000210E 1F 0000001E 20 251A9614 21 00000020 22 00000403 23 00000403 24 00002123 ...
Page 15
... VIEW) 0.50 0. 0.30 0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM COPLANARITY 0.50 BSC 0.08 0.20 REF COMPLIANT TO JEDEC STANDARDS MO-220-VKKD Body, Very Thin Quad (CP-48-1) Package Description 48-Lead LFCSP_VQ 48-Lead LFCSP_VQ Rev Page January 2007 0.30 0.23 0.18 PIN 1 INDICATOR 48 1 5.25 PAD 5. 0.25 MIN 5.50 REF Package Option CP-48-1 CP-48-1 AD1884 ...
Page 16
... AD1884 ©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06537-0-1/07(0) Rev Page January 2007 ...