adau1381 Analog Devices, Inc., adau1381 Datasheet - Page 79
![no-image](/images/no-image-200.jpg)
adau1381
Manufacturer Part Number
adau1381
Description
Low-noise Stereo Codec With Enhanced Recording And Playback Processing
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADAU1381.pdf
(84 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Register 16582 to Register 16586 (0x40C6 to 0x40CA),
GPIO Pin Control
Bits[3:0], GPIO Pin Function
The GPIO pin control register sets the functionality of each
GPIO pin as depicted in Table 68. GPIO0 to GPIO3 use the
same pins as the serial port and must be enabled in Register
16628 (0x40F4), serial data/GPIO pin configuration. Pin 7 is
a dedicated GPIO.
Table 67. GPIO Pin Control Register
Decimal
16582
16583
16584
16585
16586
Table 68. GPIO Pin Functions
GPIO Bits[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Register 1000 to Register 1004 (0x03E8 to 0x03EC), GPIO Pin Value
Table 69. Addresses of GPIO Pin Value Registers
Decimal
1000
1001
1002
1003
1004
Address
Hex
0x40C6
0x40C7
0x40C8
0x40C9
0x40CA
Address
Hex
0x03E8
0x03E9
0x03EA
0x03EB
0x03EC
GPIO Pin Function
Input without debounce
Input with debounce (0.3 ms)
Input with debounce (0.6 ms)
Input with debounce (0.9 ms)
Input with debounce (5 ms)
Input with debounce (10 ms)
Input with debounce (20 ms)
Input with debounce (40 ms)
Input controlled by I
Output set by I
Output set by I
Output set by engine with pull-up
Output set by engine without pull-up
Reserved
Output CRC error (sticky)
Output watchdog error (sticky)
Register
GPIO pin control
GPIO0 control
GPIO1 control
GPIO2 control
GPIO3 control
2
2
C/SPI port with pull-up
C/SPI port without pull-up
2
C/SPI port
Register
GPIO pin value, GPIO
GPIO pin value, GPIO0
GPIO pin value, GPIO1
GPIO pin value, GPIO2
GPIO pin value, GPIO3
Bits
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
Rev. A| Page 79 of 84
Description
Reserved
Dedicated GPIO (Pin 7) function (see Table 68)
Reserved
GPIO0 pin function (see Table 68)
Reserved
GPIO1 pin function (see Table 68)
Reserved
GPIO2 pin function (see Table 68)
Reserved
GPIO3 pin function (see Table 68)
The GPIO pin can be set directly by the sound engine and therefore
should be set as 1011 or 1100 (outputs set by the sound engine).
In order for GPIO0 through GPIO3 to be used, they should be
configured as 1001 or 1010 (outputs set by the I
There are five GPIO pin value registers that allow the input/output
data value of the GPIO pin to be written to or read directly from
the control port. The corresponding addresses are listed in Table 69.
Each value register contains four bytes and can store only one of
two values: logic high or logic low. Logic high is stored as 0x00,
0x80, 0x00, 0x00. Logic low is stored as 0x00, 0x00, 0x00, 0x00.
2
ADAU1381
C/SPI port).
Default
1100
1100
1100
1100
1100