lan8700 Standard Microsystems Corp., lan8700 Datasheet - Page 13

no-image

lan8700

Manufacturer Part Number
lan8700
Description
?15kv Esd Protected Mii/rmii 10/100 Ethernet Transceiver With Hp Auto-mdix Support And Flexpwrtm Technology In A Small Footprint
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan8700AEZG
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan8700C-AEZG
Manufacturer:
Standard
Quantity:
6 313
Part Number:
lan8700C-AEZG
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
lan8700C-AEZG
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
lan8700C-AEZG
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan8700C-AEZG
Quantity:
3 957
Company:
Part Number:
lan8700C-AEZG
Quantity:
11
Part Number:
lan8700C-AEZG-C3
Manufacturer:
ROHM
Quantity:
1 638
Part Number:
lan8700C-AEZG-C3
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
lan8700C-AEZG-C3
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan8700C-AEZG-TR
Manufacturer:
TOSHIBA
Quantity:
24 000
Part Number:
lan8700C-AEZG-TR
Manufacturer:
SMSC
Quantity:
1 881
Part Number:
lan8700C-AEZG-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan8700C-AEZG-TR
Quantity:
1 494
Part Number:
lan8700CAEZGTR
Manufacturer:
SMC
Quantity:
3 941
Part Number:
lan8700IC-AEZG
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan8700IC-AEZG
0
Company:
Part Number:
lan8700IC-AEZG
Quantity:
47
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR
Datasheet
SMSC LAN8700/LAN8700i
SIGNAL NAME
nINTSEL
MODE0
MODE1
MODE2
RX_ER/
RXD0/
RXD1/
RXD2/
RXD3/
RXD4/
TYPE
Table 3.1 MII Signals (continued)
I/O
I/O
I/O
I/O
O
DATASHEET
Receive Data 0: Bit 0 of the 4 data bits that are sent by the PHY
in the receive path.
PHY Operating Mode Bit 0: set the default MODE of the PHY.
Note:
Receive Data 1: Bit 1 of the 4 data bits that are sent by the PHY
in the receive path.
PHY Operating Mode Bit 1: set the default MODE of the PHY.
Note:
Receive Data 2: Bit 2 of the 4 data bits that are sent by the PHY
in the receive path.
PHY Operating Mode Bit 2: set the default MODE of the PHY.
Notes:
Receive Data 3: Bit 3 of the 4 data bits that are sent by the PHY
in the receive path.
nINTSEL: On power-up or external reset, the mode of the
nINT/TXER/TXD4 pin is selected.
Notes:
Receive Error: Asserted to indicate that an error was detected
somewhere in the frame presently being transferred from the
PHY.
MII Receive Data 4: In Symbol Interface (5B Decoding) mode,
this signal is the MII Receive Data 4 signal, the MSB of the
received 5-bit symbol code-group. Unless configured in this
mode, the pin functions as RX_ER.
Note:
RXD2 is not used in RMII Mode.
See
the MODE options.
When RXD3/nINTSEL is floated or pulled to VDDIO, nINT is
selected for operation on pin nINT/TXER/TXD4 (default).
When RXD3/nINTSEL is pulled low to VSS through a resistor,
(see
page
nINT/TXER/TXD4.
RXD3 is not used in RMII Mode
If the nINT/TXER/TXD4 pin is configured for nINT mode, then
a pull-up resistor is needed to VDDIO on the nINT/TXER/TXD4
pin. see
page
See
for additional information on configuration/strapping options.
TM
Section 5.4.9.2, "Mode Bus – MODE[2:0]," on page
Section 4.10, "nINT/TX_ER/TXD4 Strapping," on page 31
13
Table 4.3, “Boot Strapping Configuration Resistors,” on
32), TXER/TXD4 is selected for operation on pin
32.
Technology in a Small Footprint
See
page
See
page
This pin has an internal pull-down resistor, and must not
be high during reset. The RX_ER signal is optional in
RMII Mode.
Table 4.3, “Boot Strapping Configuration Resistors,” on
Section 5.4.9.2, "Mode Bus – MODE[2:0]," on
Section 5.4.9.2, "Mode Bus – MODE[2:0]," on
52, for the MODE options
52, for the MODE options.
DESCRIPTION
Revision 2.0 (07-15-08)
52, for

Related parts for lan8700