lan9116 Standard Microsystems Corp., lan9116 Datasheet - Page 100

no-image

lan9116

Manufacturer Part Number
lan9116
Description
Lan9116 Highly Efficient Single-chip 10/100 Non-pci Ethernet Controller
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan9116-MT
Manufacturer:
XCEIVE
Quantity:
3 400
Part Number:
lan9116-MT
Manufacturer:
Standard
Quantity:
2 245
Part Number:
lan9116-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9116-MT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
lan9116-MT
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.5 (07-11-08)
5.4.6
5.4.7
31-16
31-16
15-11
BITS
BITS
10-6
15-0
5-2
1
0
Reserved
PHY Address: For every access to this register, this field must be set to 00001b.
MII Register Index (MIIRINDA): These bits select the desired MII register in the PHY.
Reserved
MII Write (MIIWnR): Setting this bit tells the PHY that this will be a write operation using the MII data
register. If this bit is not set, this will be a read operation, packing the data in the MII data register.
MII Busy (MIIBZY): This bit must be polled to determine when the MII register accesss is complete.
This bit must read a logical 0 before writing to this register and MII data register.
The LAN driver software must set (1) this bit in order for the LAN9116 to read or write any of the MII
PHY registers.
During a MII register access, this bit will be set, signifying a read or write access is in progress. The
MII data register must be kept valid until the MAC clears this bit during a PHY write operation. The
MII data register is invalid until the MAC has cleared this bit during a PHY read operation.
Reserved
MII Data. This contains the 16-bit value read from the PHY read operation or the 16-bit data value to
be written to the PHY before an MII write operation.
MII_ACC—MII Access Register
This register is used to control the Management cycles to the PHY.
MII_DATA—MII Data Register
This register contains either the data to be written to the PHY register specified in the MII Access
Register, or the read data from the PHY register whose index is specified in the MII Access Register.
Offset:
Default Value:
Offset:
Default Value:
6
00000000h
7
00000000h
DATASHEET
100
DESCRIPTION
DESCRIPTION
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Attribute:
Size:
Attribute:
Size:
R/W
32 bits
R/W
32 bits
SMSC LAN9116
Datasheet

Related parts for lan9116