pi2eqx5864d Pericom Semiconductor Corporation, pi2eqx5864d Datasheet - Page 4

no-image

pi2eqx5864d

Manufacturer Part Number
pi2eqx5864d
Description
5.0gbps 4-lane Pcie? 2.0 Redrivertm With Equalization, Emphasis, & I2c Control
Manufacturer
Pericom Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pi2eqx5864dZFEX
Manufacturer:
PERICOM
Quantity:
20 000
Description of Operation:
Configuration Modes
Device configuration can be performed in two ways depending on the state of the MODE input. MODE determines whether
IC configuration status is from the input pins or via I
configuration operating state as stored in configuration registers. While MODE is set high, changes to these control registers are
disabled and the initial condition is protected from any changes to insuring a known operating state. When the MODE pin is low,
reprogramming of these control registers via I
or disable I
During initial power-on, the value at the configuration input pins: LB#, RESET#,RXD_A and RXD_B, will be latched to the con-
figuration registers as initial startup states.
Equalizer Configuration
The PI2EQX5864D input equalizer compensates for signal attenuation and Inter-Symbol Interference (ISI) resulting from long
signal traces or cables, vias, signal crosstalk and other factors, by boosting the gain of high-frequency signal components. Because
either too little, or too much, signal compensation may be non-optimal eight levels are provided to adjust for any application.
Equalizer configuration can be programmed via I
equalization control, and all four channels within the group are assigned the same configuration state. The Equalizer Selection
table below describes the register state and associated operation of the equalizer.
Equalizer Selection
All trademarks are property of their respective owners.
0
0
0
0
1
1
1
1
SEL2_[A:B]
2
C access.
0
0
1
1
0
0
1
1
SEL1_[A:B]
2
C is allowed. Note that the MODE pin is not latched, and is always active to enable
2
C when the mode pin is low. Each group of four channels, A and B, has separate
10-0172
2
0
1
0
1
0
1
0
1
SEL0_[A:B]
C control. When MODE is set high, the configuration input pins set the
5.0Gbps 4-Lane PCIe® 2.0 ReDriver™ with Equalization
4
0.5dB
0.6dB
1.0dB
1.9dB
2.8dB
3.6dB
5.0dB
7.7dB
@1.25GHz
www.pericom.com
1.2dB
1.5dB
2.6dB
4.3dB
5.8dB
7.1dB
9.0dB
12.3dB
@2.5GHz
PI2EQX5864D
PS 0.1
06/04/10

Related parts for pi2eqx5864d