MC10EP131FAG ON Semiconductor, MC10EP131FAG Datasheet - Page 2

• Manufacturer Part Number: MC10EP131FAG
• Description: IC FLIP FLOP QUAD CLK ECL 32LQFP
• Manufacturer: ON Semiconductor
• Series: 10EPr
• Type: D-Type Busr

Specifications of MC10EP131FAG

• Function: Set(Preset) and Reset
• Output Type: Differential
• Number Of Elements: 1
• Number Of Bits Per Element: 4
• Frequency - Clock: 3GHz
• Delay Time - Propagation: 460ps
• Trigger Type: Positive Edge
• Voltage - Supply: 3 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 32-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Output High, Low: -
• Other names: MC10EP131FAGOS

SET
V
V
CC
C
C
D
R
D
EE
3
3
3
3
2
Warning: All V
to Power Supply to guarantee proper operation.
Table 2. TRUTH TABLE
* Pins will default LOW when left open.
Table 1. PIN DESCRIPTION
Z = LOW to HIGH Transition
* Pins will default low when left open.
D
C
C
R
SET*
Q
V
V
EP for
QFN−32, only
PIN
Figure 1. 32−Lead LQFP Pinout (Top View)
CC
EE
0−3
0−3
C
0−3
0−3
*, C
D
H
L
X
X
X
25
26
27
28
29
30
31
32
*
*, C
*
, Q
Q
24
C
R
1
0−3
*
0−3
3
2
CC
Q
*
23
32−Lead LQFP Pinout
C
2
and V
3
S*
2
H
H
L
L
L
Q
22
C
3
ECL Data Inputs
ECL Separate Clock Inputs
ECL Common Clock Inputs
ECL Asynchronous Reset
ECL Asynchronous Set
ECL Data Outputs
Positive Supply
Negative Supply
The Exposed Pad (EP) on the
QFN−32 package bottom is
thermally connected to the die
for improved heat transfer out
of package. The exposed pad
must be attached to a heat−
sinking conduit. The pad is
electrically connected to V
FUNCTION
2
2
EE
(Top View)
Q
pins must be externally connected
21
C
4
2
R*
C
H
H
L
L
L
Q
20
C
5
1
C
Q
C
19
6
1
1
CLK
X
X
X
Z
Z
Q
18
C
7
0
1
Q
17
D
8
0
Undef
1
EE
16
15
14
13
12
10
11
Q
H
H
L
L
9
.
http://onsemi.com
V
R
D
V
C
C
R
V
CC
0
0
CC
0
0
1
EE
2
SET
C
C
D
C
C
R
D
C
C
R
R
C
C
D
R
C
C
D
V
C
C
3
3
3
3
2
2
2
2
1
1
1
1
0
0
0
0
EE
CC
CC
R2
C2
C2
C1
C1
D1
1
2
3
4
5
6
7
8
Figure 2. 32−Lead QFN Pinout (Top View)
V
D2 SET R3
32
EE
9
R1
10
31
Figure 3. Logic Diagram
C0
30
11
MC100EP131
MC10EP131
D3 V
C0 V
12
29
28
13
EE
CC
D
D
D
D
C3
D0
14
27
R
S
R
S
R
R
S
S
C3 V
R0 V
15
26
Q
Q
Q
Q
Q
Q
Q
Q
16
25
CC
CC
24
23
22
21
20
19
18
17
Q3
Q3
Q2
Q2
Q1
Q1
Q0
Q0
Q
Q
Q
Q
Q
Q
Q
Q
3
3
2
2
1
1
0
0