dm74as286 Fairchild Semiconductor, dm74as286 Datasheet
dm74as286
Related parts for dm74as286
dm74as286 Summary of contents
Page 1
... The word length capability is eas- ily expanded by cascading. The DM74AS286 can be used to upgrade the performance of most systems utilizing the DM74AS280 parity generator/ checker. Although the DM74AS286 is implemented without expander inputs, the corresponding function is provided by the availability of an input pin XMIT ...
Page 2
Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Typical JA N Package M Package Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input ...
Page 3
Switching Characteristics over recommended supply and temperature range Symbol Parameter t Propagation Delay Time PLH from LOW-to-HIGH Level Output t Propagation Delay Time PHL from HIGH-to-LOW Level Output t Propagation Delay Time PLH from LOW-to-HIGH Level Output t Propagation Delay ...
Page 4
Typical Applications (Continued) Direction Control Direction (XMIT) (Parity I/O) H (Receive) L (Transmit) L LOW Logic Level H HIGH Logic Level N/A Not Applicable FIGURE 2. Bus I/O Parity Implementation www.fairchildsemi.com I/O Parity Check Result (Parity Error) Level Input H ...
Page 5
Typical Applications (Continued) Note: Parity format in this configuration is “odd parity” FIGURE 3. 90-Bit Parity Generator/Checker Implementation Using Device Expansion Techniques 5 www.fairchildsemi.com ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow www.fairchildsemi.com Package Number M14A 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...