br93c66-10tu-1.8 ROHM Co. Ltd., br93c66-10tu-1.8 Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
br93c66-10tu-1.8
Manufacturer Part Number
br93c66-10tu-1.8
Description
Advantage Series Serial Eeproms Microwire Bus
Manufacturer
ROHM Co. Ltd.
Datasheet
1.BR93C66-10TU-1.8.pdf
(11 pages)
●Function Description
© 2010 ROHM Co., Ltd. All rights reserved.
BR93C□□-10□U-1.8 family
www.rohm.com
READ
The addressed 16 bits of data are clocked out after the
READ instruction is received. During clocking of the
11th(1) bit the clock is HIGH and the EEPROM outputs ‘0’
(dummy 0) as a sign to begin data output.
This device has an auto-increment feature that provides
the whole memory array data using just one READ
command.
It is recommended that Chip Select (CS) is HIGH and the
Serial Clock (SK) keep clocking, since the EEPROM will
output the next address data following the addressed 16
bits of data.
EWEN
The unit is in disable mode after power ON.
The EWEN instruction must precede any WRITE
commands. After EWEN is executed the EEPROM will be
in enable mode until power OFF or EWDS instruction is
received. Neither the EWEN nor the EWDS instruction has
any effect on the READ instruction. The state ( H or L) of
the Serial Data Input (DI) after the 6th clock of the Serial
Clock (SK) doesn’t matter, either. Therefore, it is
recommended that eight more Serial Clock (SK) signals be
inputted.
EWDS
This command puts the EEPROM into disable mode –
similar to the status after power ON. The READ command
can be preceded even in disable mode. It is recommended
that the EWDS command be executed after any WRITE
commands in order to prevent inadvertent writing. The
state (H or L) of Serial Data Input (DI) after the 6th clock of
the Serial Clock (SK) does not matter. Therefore, the
inputting of eight more Serial Clock (SK) signals is
recommended as well.
ERASE
The ERASE command writes ‘1’ to all bits in the specified
address. Between the rising edge of the 11th and 12th(2)
clock cycles the falling edge of Chip Select (CS) initiates a
high voltage cycle that writes the data into the non-volatile
memory array. The Serial Data Output (DO) pin indicates
the Ready/Busy status.
WRITE
The WRITE command writes 16 bits of data into the
specified address.
Between the rising edge of the 27th and 28th(3) clock
cycles the falling edge of Chip Select (CS) initiates a high
voltage cycle that writes the data into the non-volatile
memory array.
The Serial Data Output (DO) pin indicates the Ready/Busy
status. During this high voltage cycle (busy state), the
EEPROM does not receive any commands.
The unit will not write the data into non-volatile memory
array if Chip Select (CS) is L after input of the 28th(4) or
more cycle of the Serial Clock (SK)
6/10
ERAL
The ERAL command writes ‘1’ in all bits at the specified
address. Between the rising edge of 11th and 12th
cycles the falling edge of Serial Clock (SK) initiates a high
voltage cycle that writes the data into the non-volatile
memory array. Serial Data Output (DO) gives an indication
of the Ready/Busy status. The time from the rising edge of
the 11th
than t
WRAL
This command writes 16 bits of data to the specified
address. It takes maximum 5ms, since all of the data are
written into the memory array at the same time. Between
the rising edge of the 27th and 28th
falling edge of Chip Select (CS) initiates a high voltage
cycle that writes the data into the non-volatile memory
array. The EEPROM will not write the data into the
non-volatile memory array if Chip Select (CS) is L after
input of the 28th
(1),(6) BR93C46 : 9th
(2),(5) BR93C46 : 9th and 10th
(3),(7) BR93C46 : 25th and 26th
(4),(8) BR93C46 : 26th
SKH
BR93C56/66 : 11th
BR93C56/66 : 11th and 12th
BR93C56/66 : 27th and 28th
BR93C56/66 : 28th
(6)
.
clock to the falling edge of S should be more
(8)
or more cycle of the Serial Clock (SK).
(7)
Technical Note
2010.07 - Rev.A
clock cycles the
(5)
clock