is42s16320b Integrated Silicon Solution, Inc., is42s16320b Datasheet - Page 24

• Manufacturer Part Number: is42s16320b
• Description: 64m X 8, 32m X 16 512mb Synchronous Dram
• Manufacturer: Integrated Silicon Solution, Inc.

IS42S86400B, IS42S16320B
REGISTER DEFINITION
Mode Register
The mode register is used to define the specific mode
of operation of the SDRAM. This definition includes the
selection of a burst length, a burst type, a CAS latency,
an operating mode and a write burst mode, as shown in
MODE REGISTER DEFINITION.
The mode register is programmed via the LOAD MODE
REGISTER command and will retain the stored information
until it is programmed again or the device loses power.
MODE REGISTER DEFINITION
24
BA1 BA0 A12
A11
Reserved
A10
Write Burst Mode
(1)
M9
0
1
A9
Mode
Programmed Burst Length
Single Location Access
Operating Mode
A8
M8 M7
— —
0
0
A7
Defined
M6-M0
—
A6
Latency Mode
M6 M5 M4
0
0
0
0
1
1
1
1
Mode
Standard Operation
All Other States Reserved
A5
0
0
1
1
0
0
1
1
Mode register bits M0-M2 specify the burst length, M3
specifies the type of burst (sequential or interleaved), M4- M6
specify the CAS latency, M7 and M8 specify the operating
mode, M9 specifies theWRITE burst mode, and M10, M11,
and M12 are reserved for future use.
The mode register must be loaded when all banks are
idle, and the controller must wait the specified time before
initiating the subsequent operation.Violating either of these
requirements will result in unspecified operation.
0
1
0
1
0
1
0
1
Integrated Silicon Solution, Inc. — www.issi.com
A4
Burst Type
CAS Latency
M3
0
1
A3
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
2
3
Interleaved
Sequential
1. To ensure compatibility with future devices,
A2
Burst Length
Type
should program BA1, BA0, A12, A11, A10 = "0"
M2
0
0
0
0
1
1
1
1
A1
M1
0
0
1
1
0
0
1
1
M0
0
1
0
1
0
1
0
1
A0
Reserved
Reserved
Reserved
Address Bus (Ax)
Mode Register (Mx)
Full Page
M3=0
1
2
4
8
Reserved
Reserved
Reserved
Reserved
M3=1
1
2
4
8
Rev. 00F
08/11/08