is42sm32800e-75bli Integrated Silicon Solution, Inc., is42sm32800e-75bli Datasheet - Page 3

no-image

is42sm32800e-75bli

Manufacturer Part Number
is42sm32800e-75bli
Description
2m X 32bits X 4banks Mobile Synchronous Dram
Manufacturer
Integrated Silicon Solution, Inc.
Datasheet
Rev. 00B | Aug. 2011
Table2: Pin Descriptions
CLK
CKE
/CS
BA0 BA1
BA0~BA1
A0~A11
/RAS, /CAS, /WE
DQM0~DQM3
DQ0~DQ31
VDD/VSS
VDDQ/VSSQ
NC
Pin
Pin
System Clock
Clock Enable
Chip Select
B
Bank Address
Address
Row Address Strobe,
Column Address Strobe,
Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
No Connection
k Add
Pin Name
Pin Name
www.issi.com
- DRAM@issi.com
The system clock input. All other inputs are registered to the
SDRAM on the rising edge CLK.
Controls internal clock signal and when deactivated, the SDRAM
will be one of the states among power down, suspend or self
refresh.
Enable or disable all inputs except CLK, CKE and DQM.
Selects bank to be activated during RAS activity.
Selects bank to be read/written during CAS activity.
Row Address
Column Address
Auto Precharge
RAS, CAS and WE define the operation.
Refer function truth table for details.
C
Controls output buffers in read mode and masks input data in
write mode.
Data input/output pin.
Power supply for internal circuits and input buffers.
Power supply for output buffers.
No connection.
t l
ba
t
o b a
t b ff
: RA0~RA11
: CA0~CA8
: A10
a d du
i
Descriptions
Descriptions
IS42/45SM/RM/VM32800E
d
g
d
d
a
Advanced Information
k i
y
t d t i
3

Related parts for is42sm32800e-75bli