w25q64dw Winbond Electronics Corp America, w25q64dw Datasheet - Page 34

• Manufacturer Part Number: w25q64dw
• Description: 1.8v 64m-bit Serial Flash Memory With Dual/quad Spi & Qpi
• Manufacturer: Winbond Electronics Corp America

10.2.16 Fast Read Quad I/O (EBh)
The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except
that address and data bits are input and output through four pins IO
clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction
overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad
Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.
Fast Read Quad I/O with “Continuous Read Mode”
The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in Figure 15a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS
is raised and then lowered) does not require the EBh instruction code, as shown in Figure 15b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. It is recommended to input FFh on IO0 for the next instruction (8 clocks), to ensure M4
= 1 and return the device to normal operation.
CLK
/CS
IO
IO
IO
IO
0
1
2
3
Mode 3
Mode 0
Figure 15a. Fast Read Quad I/O Instruction (Initial instruction or previous M5-4
0
1
Instruction (EBh)
2
3
4
5
6
7
20
21
22
23
A23-16
8
16
17
18
19
9
12
13
14
15
A15-8
- 34 -
10
10
11
8
9
11
4
5
6
7
12
A7-0
0
1
2
3
13
4
5
6
7
14
M7-0
0
1
2
3
15
0
Dummy
, IO
16
17
1
, IO
Dummy
18
≠
2
10, SPI Mode)
and IO
19
W25Q64DW
4
5
6
7
Byte 1
20
0
1
2
3
3
21
and four Dummy
IOs switch from
Input to Output
4
5
6
7
Byte 2
22
0
1
2
3
23
4
5
6
7
Byte 3