ncp5424adr2 ON Semiconductor, ncp5424adr2 Datasheet - Page 12

• Manufacturer Part Number: ncp5424adr2
• Description: Dual Synchronous Buck Controller With Input Current Sharing
• Manufacturer: ON Semiconductor

be verified and compared to the value assigned by the
designer:
the following formula:
Selection of the Input Inductor
not disturb the input voltage. One method of achieving this
is by using an input inductor and a bypass capacitor. The
input inductor isolates the supply from the noise generated
in the switching portion of the buck regulator and also limits
the inrush current into the input capacitors upon power up.
The inductor’s limiting effect on the input current slew rate
becomes increasingly beneficial during load transients. The
worst case is when the load changes from no load to full load
(load step), a condition under which the highest voltage
change across the input capacitors is also seen by the input
inductor. The inductor successfully blocks the ripple current
while placing the transient current requirements on the input
bypass capacitor bank, which has to initially support the
sudden load change.
therefore:
where:
that at least 40 dB attenuation is obtained at the regulator
switching frequency. The LC filter is a double−pole network
with a slope of −2.0, a roll−off rate of −40 dB/dec, and a
corner frequency:
where:
The actual output voltage deviation due to ESR can then
Similarly, the maximum allowable ESL is calculated from
A common requirement is that the buck controller must
The minimum inductance value for the input inductor is
L
DV = voltage seen by the input inductor during a full load
(dI/dt)
The designer must select the LC filter pole frequency so
L = input inductor;
C = input capacitor(s).
IN
= input inductor value;
swing;
MAX
DV ESR + DI OUT
= maximum allowable input current slew rate.
ESL MAX +
L IN +
f C +
(dI dt) MAX
2p
DV ESL
DV
1
LC
DI
ESR MAX
Dt
http://onsemi.com
NCP5424
12
FET Basics
two reasons: 1) high input impedance; and 2) fast switching
times. The electrical characteristics of a MOSFET are
considered to be nearly those of a perfect switch. Control
and drive circuitry power is therefore reduced. Because the
input impedance is so high, it is voltage driven. The input of
the MOSFET acts as if it were a small capacitor, which the
driving circuit must charge at turn on. The lower the drive
impedance, the higher the rate of rise of V
the turn−on time. Power dissipation in the switching
MOSFET consists of 1) conduction losses, 2) leakage
losses, 3) turn−on switching losses, 4) turn−off switching
losses, and 5) gate−transitions losses. The latter three losses
are proportional to frequency.
Static Drain−To−Source On−Resistance (R
affects regulator efficiency and FET thermal management
requirements. The On−Resistance determines the amount of
current a FET can handle without excessive power
dissipation that may cause overheating and potentially
catastrophic failure. As the drain current rises, especially
above the continuous rating, the On−Resistance also
increases. Its positive temperature coefficient is between
+0.6%/ C and +0.85%/ C. The higher the On−Resistance
the larger the conduction loss is. Additionally, the FET gate
charge should be low in order to minimize switching losses
and reduce power dissipation.
application circuit used. Both upper and lower gate driver
outputs are specified to drive to within 1.5 V of ground when
in the low state and to within 2.0 V of their respective bias
supplies when in the high state. In practice, the FET gates
will be driven rail−to−rail due to overshoot caused by the
capacitive load they present to the controller IC.
Selection of the Switching (Upper) FET
in the FET switch does not cause the power component’s
junction temperature to exceed 150 C.
determined by the following formula:
where:
switching MOSFET conduction losses can be calculated:
The use of a MOSFET as a power switch is compelled by
The most important aspect of FET performance is the
Both logic level and standard FETs can be used.
Voltage applied to the FET gates depends on the
The designer must ensure that the total power dissipation
The maximum RMS current through the switch can be
I RMS(H) +
I
I
I
D = duty cycle.
Once the RMS current through the switch is known, the
RMS(H)
L(PEAK)
L(VALLEY)
SELECTION OF THE POWER FET
= maximum switching MOSFET RMS current;
= inductor peak current;
= inductor valley current;
I L(PEAK) 2 ) (I L(PEAK)
) I L(VALLEY) 2
D
3
GS
DS(ON)
I L(VALLEY) )
, and the faster
), which