ml4831 Microsemi Corporation, ml4831 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/446/microsemi_corporation_sml.jpg)
ml4831
Manufacturer Part Number
ml4831
Description
Electronic Ballast Controller
Manufacturer
Microsemi Corporation
Datasheet
1.ML4831.pdf
(14 pages)
ML4831
AVERAGE CURRENT AND OUTPUT VOLTAGE
REGULATION
The PWM regulator in the PFC Control section will act to
offset the positive voltage caused by the multiplier output
by producing an offsetting negative voltage on the current
sense resistor at Pin 4. A cycle-by-cycle current limit is
included to protect the MOSFET from high speed current
transients. When the voltage at Pin 4 goes negative by
more than 1V, the PWM cycle is terminated.
For more information on compensating the average
current and boost voltage error amplifier loops, see
ML4821 data sheet.
OVERVOLTAGE PROTECTION AND INHIBIT
The OVP pin serves to protect the power circuit from
being subjected to excessive voltages if the load should
change suddenly (lamp removal). A divider from the high
voltage DC bus sets the OVP trip level. When the voltage
on Pin 18 exceeds 2.75V, the PFC transistors are inhibited.
The ballast section will continue to operate. The OVP
threshold should be set to a level where the power
components are safe to operate, but not so low
as to interfere with the boost voltage regulation loop.
6
10
16
17
11
18
7
2
4
3
1
–1V
R(SET)
R(X)/C(X)
VCC
V
GND
IA OUT
IA +
I(SINE)
EA OUT
EA –/OVP
REF
2.5V
UNDER-VOLTAGE
–
+
–V
AND THERMAL
SHUTDOWN
MUL
7K
7K
+
MODULATORS
–
+
GAIN
–
+
2.75V
PREHEAT
TIMER
PWM (PFC)
+
–
OVP
Figure 1. ML4831 Block Diagram
–
+
OSC
TRANSCONDUCTANCE AMPLIFIERS
The PFC voltage feedback, PFC current sense, and the
loop current amplifiers are all implemented as operational
transconductance amplifiers. They are designed to have
low small signal forward transconductance such that a
large value of load resistor (R1) and a low value ceramic
capacitor (<1 F) can be used for AC coupling (C1) in the
frequency compensation network. The compensation
network shown in Figure 2 will introduce a zero and a
pole at:
S
T
Q
Q
Q
R
2.5V
18
Figure 2. Compensation Network
f
Z
–
+
2
R C
1
1 1
+
–
+
–
f
P
C1
2
R1
2.5V
V
REF
R C
1
1 2
INTERRUPT
LAMP F.B.
PFC OUT
LFB OUT
R(T)/C(T)
P GND
OUT A
OUT B
C2
15
14
13
12
6
5
9
8
(2)