ml4841 Fairchild Semiconductor, ml4841 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
ml4841
Manufacturer Part Number
ml4841
Description
Ml4841 Variable Feedforward Pfc/pwm Controller Combo
Manufacturer
Fairchild Semiconductor
Datasheet
1.ML4841.pdf
(15 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ml4841CP
Manufacturer:
ML
Quantity:
5 680
Part Number:
ml4841CP
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
ml4841CS
Manufacturer:
ML
Quantity:
20 000
Company:
Part Number:
ml4841IP
Manufacturer:
NC
Quantity:
6 233
Part Number:
ml4841IS
Manufacturer:
ML
Quantity:
20 000
PRODUCT SPECIFICATION
There are two major concerns when compensating the
voltage loop error amplifier; stability and transient response.
Optimizing interaction between transient response and
stability requires that the error amplifier’s open-loop cross-
over frequency should be 1/2 that of the line frequency, or
23Hz for a 47Hz line (lowest anticipated international power
frequency). The gain vs. input voltage of the ML4841’s
voltage error amplifier has a specially shaped nonlinearity
such that under steady-state operating conditions the
transconductance of the error amplifier is at a local
minimum. Rapid perturbations in line or load conditions
will cause the input to the voltage error amplifier (V
deviate from its 2.5V (nominal) value. If this happens, the
transconductance of the voltage error amplifier will increase
significantly, as shown in the Typical Performance Charac-
teristics. This increases the gain-bandwidth product of the
voltage loop, resulting in a much more rapid voltage loop
response to such perturbations than would occur with a
conventional linear gain characteristic.
The current amplifier compensation is similar to that of the
voltage error amplifier with the exception of the choice of
crossover frequency. The crossover frequency of the current
amplifier should be at least 10 times that of the voltage
amplifier, to prevent interaction with the voltage loop. It
should also be limited to less than 1/6th that of the switching
frequency, e.g. 16.7kHz for a 100kHz switching frequency.
For more information on compensating the current and volt-
age control loops, see Application Notes 33 and 34. Appli-
cation Note 16 also contains valuable information for the
design of this class of PFC.
Oscillator (R
The oscillator frequency is determined by the values Of R
and C
oscillator output clock:
The ramp-charge time of the oscillator is derived from the
following equation:
at V
The discharge time of the oscillator may be determined
using:
The deadtime is so small (t
operating frequency can typically be approximated by:
REV. 1.0.3 6/13/01
t
f
t
t
OSC
f
DISCHARGE
REF
RAMP
RAMP
OSC
T
, which determine the ramp and off-time of the
= 7.5V:
=
=
=
=
--------------- -
t
RAMP
------------------------------------------------------ -
t
RAMP
C
T
C
1
/C
T
T
=
×
×
T
)
R
R
----------------- -
5.1mA
+
2.5V
T
T
t
DISCHARGE
×
×
1
In
0.51
×
V
------------------------------- -
V
RAMP
C
REF
REF
T
=
–
–
>> t
1.25
3.75
490 C
DEADTIME
×
T
) that the
FB
) to
(3)
(4)
(5)
(2)
T
EXAMPLE:
For the application circuit shown in the data sheet, with the
oscillator running at:
Solving for R
ponents values, C
RAMP 1
The ramp voltage on this pin serves as a reference to which
the PFC’s current error amp output is compared in order to
set the duty cycle of the PFC switch. The external ramp volt-
age is derived from a RC network similar to the oscillator’s.
The PWM’s oscillator sends a synchronous pulse every other
cycle to reset this ramp.
The ramp voltage should be limited to no more than the out-
put high voltage (6V) of the current error amplifier. The tim-
ing resistor value should be selected such that the capacitor
will not charge past this point before being reset. In order to
ensure the linearity of the PFC loop’s transfer function and
improve noise immunity, the charging resistor should be
connected to the 13.5V V
This will keep the charging voltage across the timing cap in
the "linear" region of the charging curve.
The component value selection is similar to oscillator RC
component selection.
The charge time of Ramp 1 is derived from the following
equations:
At V
component tolerances:
The capacitor value should remain small to keep the dis-
charge energy and the resulting discharge current through the
part small. A good value to use is the same value used in the
PWM timing circuit (C
For the application circuit shown in the data sheet, using a
200kHz PWM and 390pF timing cap yields R
R
f
t
t
t
OSC
CHARGE
CHARGE
CHARGE
f
t
T
CC
OSC
RAMP
=
= 13.5V and assuming Ramp Peak = 5V to allow for
------------------------------------------------------- -
(
=
0.463
=
------------------------------------------------------------- -
t
=
CHARGE
200kHz
=
=
T
=
0.51 R
x C
1 10
----------- -
f
C
) 390 10
0.463 R
OSC
(
×
T
T
2
T
×
×
= 390pF, and R
R
yields 1 x 10
+
=
–
×
×
T
T
1
5
t
T
DISCHARGE
--------------- -
t
×
×
).
RAMP
CC
T
C
In
–
1
×
12
T
C
rather than the 7.5V reference.
V
-------------------------------------------------- -
)
V
=
CC
T
=
CC
5 10
56.2kΩ
-5
–
×
–
T
. Selecting standard com-
Ramp Valley
Ramp Peak
= 24.9kΩ.
–
6
T
:
ML4841
(10)
(6)
(7)
(8)
(9)
9