stcn75 STMicroelectronics, stcn75 Datasheet - Page 20

no-image

stcn75

Manufacturer Part Number
stcn75
Description
Digital Temperature Sensor And Thermal Watchdog
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
stcn75DS2F
Manufacturer:
ST
Quantity:
4 382
Part Number:
stcn75DS2F
Manufacturer:
ST
0
Part Number:
stcn75DS2F
Manufacturer:
ST
Quantity:
20 000
Part Number:
stcn75M2E
Manufacturer:
ST
0
Part Number:
stcn75M2F
Manufacturer:
AVAGO
Quantity:
3 016
Part Number:
stcn75M2F
Manufacturer:
ST
Quantity:
20 000
3.4.4
3.4.5
20/35
Data valid
The state of the data line represents valid data when after a start condition, the data line is
stable for the duration of the high period of the clock signal. The data on the line may be
changed during the Low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition a device that gives out a message is called “transmitter”, the receiving device
that gets the message is called “receiver”. The device that controls the message is called
“master”. The devices that are controlled by the master are called “slaves”.
Figure 5.
Acknowledge
Each byte of eight bits is followed by one Acknowledge Bit. This Acknowledge Bit is a low
level put on the bus by the receiver whereas the master generates an extra acknowledge
related clock pulse (see
obliged to generate an acknowledge after the reception of each byte that has been clocked
out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable Low during the High period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case the transmitter must leave the data line High to enable the master to generate the
STOP condition.
CLOCK
DATA
Serial bus data transfer sequence
CONDITION
START
Figure 6 on page
DATA VALID
DATA LINE
STABLE
DATA ALLOWED
21). A slave receiver which is addressed is
CHANGE OF
CONDITION
STOP
AI00587

Related parts for stcn75