ak5353 AKM Semiconductor, Inc., ak5353 Datasheet - Page 13
ak5353
Manufacturer Part Number
ak5353
Description
96khz 24bit ?? Adc With Single?ended Input
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK5353.pdf
(17 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak5353ET-E2
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak5353VT
Manufacturer:
ATMEL
Quantity:
3 511
Part Number:
ak5353VT
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak5353VT-E2
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak5353VTP-E2
Manufacturer:
AKM
Quantity:
20 000
ASAHI KASEI
n Power down
The AK5353 is placed in the power-down mode by bringing PDN L and the digital filter is also reset at the same time.
This reset should always be done after power-up. In the power-down mode, the VREF and VCOM are AGND level. An
analog initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO becomes available
after 4129 cycles of LRCK clock. During initialization, the ADC digital data outputs of both channels are forced to a 2 s
complement 0 . The ADC outputs settle in the data corresponding to the input signals after the end of initialization
(Settling approximately takes the group delay time).
Notes:
n System Reset
The AK5353 should be reset once by bringing PDN L after power-up. The internal timing starts clocking by the rising
edge (falling edge at mode1) of LRCK upon exiting from reset.
M0067-E-00
Internal
A/D In
A/D Out
Clock In
MCLK,LRCK,SCLK
PDN
(Analog)
(Digital)
(1) Digital output corresponding to analog input has the group delay (GD).
(2) A/D output is 0 data at the power-down state.
(3) When the external clocks (MCLK,SCLK,LRCK) are stopped, the AK5353 should be in the power-down state.
State
Normal Operation
Idle Noise
GD
Figure 3. Power-down/up sequence example
(1)
(3)
Power-down
0 data
(2)
- 13 -
4129/fs(86.021ms@fs=48kHz)
Initialize
0 data
Idle Noise
Normal Operation
GD
[AK5353]
1999/06