spear-09-p022 STMicroelectronics, spear-09-p022 Datasheet - Page 26

no-image

spear-09-p022

Manufacturer Part Number
spear-09-p022
Description
Spear?? Plus600 Dual Processor Cores
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SPEAR-09-P022
Quantity:
4 460
Part Number:
SPEAR-09-P022
Manufacturer:
ST
0
Part Number:
SPEAR-09-P022
Manufacturer:
ST
Quantity:
20 000
Main Blocks
4.2
Note:
4.3
4.3.1
26/37
1
2
Clock and Reset System
The Clock System block is a fully programmable block able to generate all clocks necessary
at the chip.
The clocks, at default operative frequency, are:
The frequencies are the maximum allowed value and the user can modify them by
programming dedicated registers.
The Clock System consists of 2 main parts: a Multi-Clock Generator block and an two
internal PLL.
The Multi-Clock Generator block, starting from a reference signal (which generally is
delivered from the PLL), generates all clocks for the IPs of SPEAr Plus600 according to
dedicated programmable registers.
Each PLL, starting from the oscillator input of 30 MHz, generates a clock signal at a
frequency corresponding at the highest of the group, which is the reference signal used by
the Multi-Clock Generator block to obtain all the other requested clocks for the group. Its
main features is the Electro-Magnetic Interference reduction capability: user has the
possibility to set up the PLL in order to modulate with a triangular wave to the VCO clock;
the resulting signal will have the spectrum (and the power) spread on a small range
(programmable) of frequencies centered on F0 (VCO Freq.), obtaining minimum
electromagnetic emissions. This method replace all the other traditional methods of E.M.I.
reduction, as filtering, ferrite beads, chokes, adding power layers and ground planets to
PCBs, metal shielding etc., allowing sensible cost saving for customers.
This frequency is based on the PLL1.
This frequency is based on the PLL2.
Main oscillator
Crystal connection
Figure 3.
clock @ 333 MHz for the CPUs. (note 1)
clock @ 166 MHz for AHB Bus and AHB peripherals. (note 1)
clock @ 83 MHz for, APB Bus and APB peripherals. (note 1)
clock @ 100-333 MHz for DDR memory interface. (note 2)
Crystal connection
Xi
33 pF
30 MHz
33 pF
Xo
V
DD
2
V
5
SPEAR-09-P022

Related parts for spear-09-p022