wm9707scft-v Wolfson Microelectronics plc, wm9707scft-v Datasheet - Page 16

• Manufacturer Part Number: wm9707scft-v
• Description: Ac?97 Revision 2.1 Audio Codec With Spdif Output
• Manufacturer: Wolfson Microelectronics plc

WM9707
VARIABLE SAMPLE RATE SUPPORT
SPDIF DIGITAL AUDIO DATA OUTPUT
GAIN CONTROL REGISTER LOCATION
w
There is no provision for pseudo-stereo effects. Mono signals will have no enhancement applied
(if the signals are in phase and of the same amplitude).
Signals from the PCM DAC channels can have stereo enhancement applied. It can also be bypassed
if desired. This control is enabled by setting the POP bit in Register 20h.
The DACs and ADCs on this device support all the recommended sample rates specified in the Intel
Revision 2.1 specification for audio rates. The default rate is 48ks/s. If alternative rates are selected
and variable rate audio is enabled (Register 2Ah, bit 0), the AC’97 interface continues to run at 48k
words per second, but data is transferred across the link in bursts such that the net sample rate
selected is achieved. It is up to the AC’97 Revision 2.1 compliant controller to ensure that data is
supplied to the AC link, and received from the AC link, at the appropriate rate.
The device supports on demand sampling. That is, when the DAC signal processing circuits need
another sample, a sample request is sent to the controller which must respond with a data sample in
the next frame it sends. For example, if a rate of 22.05ks/s is selected, on average the device will
request a sample from the controller every other frame, for each of the stereo DACs. Note that if an
unsupported rate is written to one of the rate registers, the rate will default to the nearest rate
supported. The Register will then respond when interrogated with the supported rate the device has
defaulted to.
The left and right channels of the ADCs and DACs always sample at the same rate.
Table 1 Variable Sample Rates Supported
Pin 48 may be used to output the PCM DAC playback data in SPDIF (IEC958) digital data format. In
order to enable this output, bit SPDF in Register 5Ch should be set or pin 44 pulled high.
Additionally, a bit SCMS in Register 5Ch may also be set, which removes the copyright flag in the
IEC958 data, allowing serial copy protect mechanisms to be implemented. Note that this data output
will only operate at the SYNCH rate and so only supports 48ks/s operation. The PCM DACs continue
to function normally when SPDIF output is enabled.
Table 2 Gain Control Register Location
SAMPLE RATE
Volume
Mixer
PGA
DAC
AUDIO
11025
16000
22050
32000
44100
48000
8000
(HZ)
CONTROL REGISTER
18h
72h
02h
CONTROL VALUE
D15-D0
(HEX)
7D00
AC44
BB80
1F40
2B11
3E80
5622
MUTE DEFAULT
Muted (bit-15)
Not-muted (bit-15)
Muted (15)
PD, Rev 4.4, March 2009
Production Data
16