upb1007k-e1 Renesas Electronics Corporation., upb1007k-e1 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
upb1007k-e1
Manufacturer Part Number
upb1007k-e1
Description
Reference Frequency 16.368 Mhz, 2nd If Frequency 4.092 Mhz Rf/if Frequency Down-converter + Pll Frequency Synthesizer Ic For Gps Receiver
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.UPB1007K-E1.pdf
(27 pages)
Pin
No.
10
11
12
13
14
15
9
GND(PLL Block)
V
V
Power Down1
CC
CC
Pin Name
(PLL Block)
(PLL Block)
REF
CP
LO
out
out
out
2
2.7 to 3.3
2.7 to 3.3
0 or V
Voltage
Applied
(V)
0
CC
accordance
with phase
difference.
Output in
Voltage
1.85
1.68
Pin
(V)
Data Sheet PU10014EJ02V0DS
Supply voltage pin of PLL block.
This pin should be externally
equipped with bypass capacitor to
minimize ground impedance.
Output pin of charge-pump.
This pin should be equipped with
external RC in order to adjust
dumping factor and cut-off
frequency. This tuning voltage
output must be connected to
varactor diode of 1stLO-OSC.
Ground pin of PLL block.
Supply voltage pin of PLL block.
This pin should be externally
equipped with bypass capacitor to
minimize ground impedance.
Monitor pin of 1/200 prescaler
output.
Monitor pin of 1/2 prescaler
output.
Stand-by mode control pin of Pre-
amplifier block, 1stLO-OSC block,
charge pump prescaler block, LO
output amplifier, RF mixer, IF
mixer, 2ndIF amplifier.
Low
High
Function and Application
OFF
ON
OSC
LO-
1st
12
21
12
21
÷25
IF-MIX
Internal Equivalent Circuit
PD
÷8
PD
CP
13
14
PB1007K
PD
10
11
÷2
9
Ref.
5