isplsi2064e-200lt100 Lattice Semiconductor Corp., isplsi2064e-200lt100 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__sml.jpg)
isplsi2064e-200lt100
Manufacturer Part Number
isplsi2064e-200lt100
Description
In-system Programmable Superfast? High Density Pld
Manufacturer
Lattice Semiconductor Corp.
Datasheet
1.ISPLSI2064E-200LT100.pdf
(11 pages)
I CC can be estimated for the ispLSI 2064E using the following equation:
I CC (mA) = 7 + (# of PTs * 0.75) + (# of nets * Max freq * 0.004)
Where:
The I CC estimate is based on typical conditions (V CC = 5.0V, room temperature) and an assumption of two GLB loads on
average exists. These values are for estimates only. Since the value of I CC is sensitive to operating conditions and the
program in the device, the actual I CC should be verified.
Power consumption in the ispLSI 2064E device depends
on two primary factors: the speed at which the device is
operating and the number of Product Terms used.
Figure 3. Typical Device Power Consumption vs fmax
Power Consumption
# of PTs = Number of Product Terms used in design
# of nets = Number of Signals used in device
Max freq = Highest Clock Frequency to the device (in MHz)
160
150
140
130
120
110
100
90
80
70
1
20
40
Notes: Configuration of Four 16-bit Counters
60
Typical Current at 5V, 25° C
80
f
max (MHz)
8
Figure 3 shows the relationship between power and
operating speed.
100 120 140 160 180 200
Specifications ispLSI 2064E
ispLSI 2064E
0127A/2064E