as7c25512ft3236a ETC-unknow, as7c25512ft3236a Datasheet

no-image

as7c25512ft3236a

Manufacturer Part Number
as7c25512ft3236a
Description
Manufacturer
ETC-unknow
Datasheet
December 2004
Features
• Organization: 524,288 words × 32 or 36 bits
• Fast clock to data access: 7.5/8.5/10.0 ns
• Fast OE access time: 3.5/4.0 ns
• Fully synchronous flow-through operation
• Asynchronous output enable control
• Available in 100-pin TQFP package
• Individual byte write and global write
• Multiple chip enables for easy expansion
Logic block diagram
Selection guide
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
12/23/04, v. 1.2
2.5V 512K × 32/36 flowthrough burst synchronous SRAM
A[18:0]
ADSC
ADSP
GWE
BWE
CLK
BW
BW
BW
ADV
BW
CE0
CE1
CE2
OE
ZZ
d
c
b
a
Power
down
Alliance Semiconductor
19
D
CE
CLK
D
CLK
D
CLK
D
CLK
D
CLK
D
CE
CLK
D
CLK
CLK
CE
CLR
Byte write
Byte write
Byte write
Byte write
registers
registers
registers
registers
register
Address
register
Enable
275
-75
register
delay
8.5
7.5
DQ
DQ
Enable
90
60
DQ
DQ
d
c
b
a
Q
Q
Q
Q
Q
Q
Burst logic
Q
• 2.5V core power supply
• Linear or interleaved burst control
• Snooze mode for reduced power-standby
• Common data inputs and data outputs
LBO
19
Q0
Q1
®
17
19
OE
36/32
Output
buffer
250
-85
8.5
60
10
80
4
512K × 32/36
Memory
DQ[a:d]
36/32
array
36/32
CLK
registers
Input
Copyright © Alliance Semiconductor. All rights reserved.
AS7C25512FT32A
AS7C25512FT36A
230
-10
12
10
80
60
1 of 19
Units
mA
mA
mA
ns
ns

Related parts for as7c25512ft3236a

as7c25512ft3236a Summary of contents

Page 1

December 2004 2.5V 512K × 32/36 flowthrough burst synchronous SRAM Features • Organization: 524,288 words × bits • Fast clock to data access: 7.5/8.5/10.0 ns • Fast OE access time: 3.5/4.0 ns • Fully synchronous flow-through operation ...

Page 2

Mb 2.5V Synchronous SRAM products list Org Part Number 1MX18 AS7C251MPFS18A 512KX32 AS7C25512PFS32A 512KX36 AS7C25512PFS36A 1MX18 AS7C251MPFD18A 512KX32 AS7C25512PFD32A 512KX36 AS7C25512PFD36A 1MX18 AS7C251MFT18A 512KX32 AS7C25512FT32A 512KX36 AS7C25512FT36A 1MX18 AS7C251MNTD18A 512KX32 AS7C25512NTD32A 512KX36 AS7C25512NTD36A 1MX18 AS7C251MNTF18A 512KX32 AS7C25512NTF32A 512KX36 AS7C25512NTF36A ...

Page 3

Pin assignment 100-pin TQFP - top view NC/DQPc 1 DQc0 2 DQc1 DDQ V 5 SSQ 6 DQc2 DQc3 7 DQc4 8 DQc5 SSQ V 11 DDQ 12 DQc6 13 DQc7 ...

Page 4

Functional description The AS7C25512FT32A/36A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device organized as 524,288 words x 32/36. Fast cycle times of 8.5/10/12 ns with clock access times (t expansion. Burst operation is initiated in one ...

Page 5

Signal descriptions Pin I/O Properties Description CLK I CLOCK Clock. All inputs except OE, ZZ, and LBO are synchronous to this clock. A,A0,A1 I SYNC Address. Sampled when all chip enables are active and when ADSC or ADSP are asserted. ...

Page 6

Write enable truth table (per byte) Function GWE BWE L Write All Bytes H Write Byte a H Write Byte c and Read H Key don’t care low high ...

Page 7

Synchronous truth table 1 CE0 CE1 CE2 ADSP ADSC ...

Page 8

Absolute maximum ratings Parameter Power supply voltage relative to GND Input voltage relative to GND (input pins) Input voltage relative to GND (I/O pins) Power dissipation Short circuit output current Storage temperature Temperature under bias Stresses greater than those listed ...

Page 9

DC electrical characteristics Parameter Sym † Input leakage current |I Output leakage current |I Input high (logic 1) voltage V Input low (logic 0) voltage V Output high voltage V Output low voltage V † LBO and ZZ pins have ...

Page 10

Timing characteristics over operating range Parameter Cycle time Clock access time Output enable low to data valid Clock high to output low Z Data output invalid from clock high Output enable low to output low Z Output enable high to ...

Page 11

Key to switching waveforms Rising input Timing waveform of read cycle CLK t t ADSPS ADSPH ADSP t ADSCS ADSC Address GWE, BWE t t CSS CSH CE0, CE2 CE1 ...

Page 12

Timing waveform of write cycle t CH CLK t ADSPS t ADSPH ADSP ADSC Address BWE BW[a:d] t CSS t CSH CE0, CE2 CE1 ADV OE Din D(A1) Read Suspend Q(A1) Note: Ý = XOR ...

Page 13

Timing waveform of read/write cycle (ADSP Controlled; ADSC High) CLK t ADSPS t ADSPH ADSP Address A1 BWE BW[a:d] CE0, CE2 CE1 ADV OE Din LZC Dout Q(A1) Read Q(A1) Note: Ý = XOR when LBO = ...

Page 14

Timing waveform of read/write cycle(ADSC controlled, ADSP = HIGH) CLK t t ADSCS ADSCH ADSC ADDRESS BWE BW[a: CSS CSH CE0,CE2 CE1 LZOE Q(A1) Q(A2) Dout Din READ READ Q(A1) Q(A2) ...

Page 15

Timing waveform of power down cycle CLK t t ADSPS ADSPS ADSP ADSC A1 ADDRESS BWE BW[a: CSS CSH CE0,CE2 CE1 ADV LZOE Din Dout Q(A1) t PDS ZZ ZZ Setup Cycle t ZZI ...

Page 16

AC test conditions • Output load: For LZC LZOE HZOE • Input pulse level: GND to 2.5V. See Figure A. • Input rise and fall time (measured at 0.25V and 2.25V): 2 ns. See Figure ...

Page 17

Package dimensions 100-pin quad flat pack (TQFP) TQFP Min Max A1 0.05 0.15 A2 1.35 1.45 b 0.22 0.38 c 0.09 0.20 D 13.90 14.10 E 19.90 20.10 e 0.65 nominal Hd 15.85 16.15 He 21.80 22.20 L 0.45 0.75 ...

Page 18

Ordering information Package & Width -75 AS7C25512FT32A-75TQC TQFP x32 AS7C25512FT32A-75TQI AS7C25512FT36A-75TQC TQFP x36 AS7C25512FT36A-75TQI Note: Add suffix ‘N’ to the above part number for Lead Free Parts (Ex. AS7C25512FT32A-85TQCN) Part numbering guide AS7C 25 512 1.Alliance Semiconductor ...

Page 19

Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com © Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt ...

Related keywords