as5030 austriamicrosystems, as5030 Datasheet - Page 11

no-image

as5030

Manufacturer Part Number
as5030
Description
8-bit High-speed Absolute Magnetic Rotary Encoder
Manufacturer
austriamicrosystems
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AS5030
Manufacturer:
AMS
Quantity:
20 000
Part Number:
as5030-ATST
Manufacturer:
AMS
Quantity:
1 001
Part Number:
as5030-ATSU
Manufacturer:
AUSTRIAM
Quantity:
20 000
AS5030 8-bit Programmable Magnetic Rotary Encoder
4.16 Serial 2-wire Continuous Readout
The termination of each readout sequence by a timeout of CLK after the 22
method to ensure synchronization, as each timeout of CLK resets the serial interface.
However, it is not mandatory to apply a timeout of CLK and consequently synchronization after each reading. It is also possible
to read several consecutive angle values without synchronization by simply continuing the CLK pulses without timeout after the
22
This is the fastest way to read multiple angle values, as there is no timeout period between the readings. It is still possible to
synchronize the serial data transmission by a timeout of CLK after a given number of readouts (e.g. synchronize after every 5
reading, etc…)
Figure 10: Timing diagram in 2-wire SSI continuous readout
4.17 Serial 2-Wire Differential SSI Connection
VSS
Figure 12: Timing diagram in 2-wire readonly mode (differential transmission)
SSI read-only serial bit sequence (21bit read):
Rev. 1.8
VDD
+5V
D20
0
nd
DIO write
DIO read
clock. The 23
Micro
Controller
D19
0
CLK
VDD
DX
CS
VSS
t0
D18
0
Output
Input
rd
1
CLK
DI
clock is equal to the 1
D17
0
t1
CMD4
2
D16
0
command phase
CMD3
D+
D-
MAX 3081 or similar
D+
D-
D15
C2
3
CMD2
D14
lock
4
st
clock of the next measurement, etc…
1st reading
D-
D+
D+
www.austriamicrosystems.com
CMD1
D-
D13
D5
5
t6
D12
D4
CMD0
11
10
12
6
9
D3
D11
Read
DX
DIO
CS
CLK
AGC
t5
D15
14
data phase
C1
7
AS5030
D2
D10
15
C2
D14
D1
13
VSS
D9
3
8
VDD
nd
clock pulse as described in 4.15 is the safest
D8
D0
D0
100n
22
D7
D7
23
D6
D6
With the addition of a RS-422 / RS-
485 transceiver, a fully differential
data transmission, according to the
21-bit
possible. To be compatible with this
standard, the CLK signal must be
inverted. This is done by reversing the
Data+
transceivers.
Note: This type of transmission is
read-only.
Figure 11: 2-wire SSI read-only mode
CMD4
D5
D5
24
2nd reading
SSI
and
D4
D4
command phase
Angle
CMD3
interface
25
Data-
D3
D3
CMD2
D2
D2
lines
standard
D1
D1
Page 11 of 33
of
D0
D0
the
th
is

Related parts for as5030