wm8150scds-r Wolfson Microelectronics plc, wm8150scds-r Datasheet - Page 14
![no-image](/images/no-image-200.jpg)
wm8150scds-r
Manufacturer Part Number
wm8150scds-r
Description
Single Channel 12-bit Cis/ccd Afe With 4-bit Wide Output
Manufacturer
Wolfson Microelectronics plc
Datasheet
1.WM8150SCDS-R.pdf
(26 pages)
WM8150
w
V
OFFSET DAC BLOCK: OFFSET (BLACK-LEVEL) ADJUST
The resultant signal V
PGA NODE: GAIN ADJUST
The signal is then multiplied by the PGA gain,
ADC BLOCK: ANALOGUE-DIGITAL CONVERSION
The analogue signal is then converted to a 12-bit unsigned number, with input range configured by
PGAFS[1:0].
where the ADC full-scale range, V
OUTPUT INVERT BLOCK: POLARITY ADJUST
The polarity of the digital output may be inverted by control bit INVOP.
RLCSTEP
is the step size of the RLC DAC and V
V
V
V
D
D
D
D
D
if D
if D
VRLC
2
3
1
1
1
2
2
[11:0] = INT{ (V
[11:0] = INT{ (V
[11:0] = INT{ (V
[11:0] = D
[11:0] = 4095 – D
1
1
[11:0] < 0
[11:0] > 4095
=
=
=
1
1
[11:0]
is added to the Offset DAC output.
(V
V
V
1
2
3
3
3
RLCSTEP
+ {260mV
/V
/V
/V
1
[0.78+(PGA[7:0]*7.57)/255] ................................... Eqn. 5
[11:0]
D
D
FS
FS
FS
1
1
[11:0] = 0
[11:0] = 4095
) 4095} + 2047
) 4095}
) 4095} + 4095
FS
= 2.5V
RLCV[3:0]) + V
(DAC[7:0]-127.5) } / 127.5 ..................... Eqn. 4
RLCBOT
RLCBOT
PGAFS[1:0] = 00 or 01 ...... Eqn. 6
PGAFS[1:0] = 11 ............... Eqn. 7
PGAFS[1:0] = 10 ............... Eqn. 8
(INVOP = 0) ...................... Eqn. 9
(INVOP = 1) ...................... Eqn. 10
is the minimum output of the RLC DAC.
................................. Eqn. 3
PD Rev 4.1 February 2005
Production Data
14