am41lv3204m Meet Spansion Inc., am41lv3204m Datasheet - Page 4

• Manufacturer Part Number: am41lv3204m
• Description: Stacked Multi-chip Package Mcp 32 Mbit 4 M ? 8 Bit/2 M ? 16-bit Flash Memory And 4 Mbit 512k ? 8-bit/256 K ? 16-bit Static Ram Preliminary
• Manufacturer: Meet Spansion Inc.

TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 4
MCP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 4
Flash Memory Block Diagram. . . . . . . . . . . . . . . . 5
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 6
Pin Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 8
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 9
Common Flash Memory Interface (CFI) . . . . . . . 22
Command Definitions . . . . . . . . . . . . . . . . . . . . . 25
Write Operation Status . . . . . . . . . . . . . . . . . . . . 35
June 10, 2003
Requirements for Reading Array Data ................................... 14
Page Mode Read .................................................................... 14
Writing Commands/Command Sequences ............................ 14
Write Buffer ............................................................................. 14
Accelerated Program Operation ............................................. 14
Autoselect Functions .............................................................. 14
Automatic Sleep Mode ........................................................... 15
RESET#: Hardware Reset Pin ............................................... 15
Output Disable Mode .............................................................. 15
Sector Group Protection and Unprotection ............................. 18
Write Protect (WP#) ................................................................ 18
Temporary Sector Group Unprotect ....................................... 19
SecSi (Secured Silicon) Sector Flash Memory Region .......... 21
Hardware Data Protection ...................................................... 22
Low VCC Write Inhibit ............................................................ 22
Write Pulse “Glitch” Protection ............................................... 22
Logical Inhibit .......................................................................... 22
Power-Up Write Inhibit ............................................................ 22
Reading Array Data ................................................................ 25
Reset Command ..................................................................... 26
Autoselect Command Sequence ............................................ 26
Enter SecSi Sector/Exit SecSi Sector Command Sequence .. 26
Word Program Command Sequence ..................................... 26
Unlock Bypass Command Sequence ..................................... 27
Write Buffer Programming ...................................................... 27
Accelerated Program .............................................................. 28
Program Suspend/Program Resume Command Sequence ... 30
Chip Erase Command Sequence ........................................... 31
Sector Erase Command Sequence ........................................ 31
Erase Suspend/Erase Resume Commands ........................... 32
................................................................................................ 16
................................................................................................ 18
Table 2. Device Bus Operations—Flash Word Mode, CIOf = VIH,
SRAM Word Mode, CIOs = V
Table 3. Device Bus Operations—Flash Byte Mode, CIOf = V
SRAM Word Mode, CIOs = V
Table 4. Device Bus Operations—Flash Byte Mode, CIOf = V
Byte Mode, CIOs = V
Table 6. Am29LV320MT Top Boot Sector Protection .....................18
Table 7. Am29LV320MB Bottom Boot Sector Protection ................18
Figure 1. Temporary Sector Group Unprotect Operation................ 19
Figure 2. In-System Sector Group Protect/Unprotect Algorithms ... 20
Table 8. SecSi Sector Contents ......................................................21
Figure 3. SecSi Sector Protect Verify.............................................. 22
Figure 4. Write Buffer Programming Operation............................... 29
Figure 5. Program Operation .......................................................... 30
Figure 6. Program Suspend/Program Resume............................... 31
Figure 7. Erase Operation............................................................... 32
SS
..................................................................13
IL
CC
......................................................11
.....................................................12
P R E L I M I N A R Y
IL
SS
; SRAM
Am41LV3204M
;
Absolute Maximum Ratings. . . . . . . . . . . . . . . . . 39
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . 39
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 40
SRAM DC and Operating Characteristics. . . . . . 41
Test Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Key to Switching Waveforms. . . . . . . . . . . . . . . . 42
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 43
Erase And Programming Performance. . . . . . . . 60
Flash Latchup Characteristics. . . . . . . . . . . . . . . 60
Package Pin Capacitance. . . . . . . . . . . . . . . . . . . 61
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
SRAM Data Retention . . . . . . . . . . . . . . . . . . . . . . 62
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 63
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 65
DQ7: Data# Polling ................................................................. 35
DQ6: Toggle Bit I .................................................................... 36
DQ2: Toggle Bit II ................................................................... 37
Reading Toggle Bits DQ6/DQ2 ............................................... 37
DQ5: Exceeded Timing Limits ................................................ 38
DQ3: Sector Erase Timer ....................................................... 38
DQ1: Write-to-Buffer Abort ..................................................... 38
Flash Read-Only Operations ................................................. 43
Hardware Reset (RESET#) .................................................... 45
Flash Erase and Program Operations .................................... 46
Temporary Sector Unprotect .................................................. 51
Alternate CE# Controlled Erase and Program Operations ..... 53
SRAM Read Cycle .................................................................. 55
SRAM Write Cycle .................................................................. 57
TLB069—69-Ball Fine-pitch Ball Grid Array (FBGA)
8 x 10 mm Package ................................................................ 64
Figure 8. Data# Polling Algorithm .................................................. 35
Figure 9. Toggle Bit Algorithm........................................................ 37
Table 15. Write Operation Status ................................................... 38
Figure 10. Maximum Negative Overshoot Waveform ................... 39
Figure 11. Maximum Positive Overshoot Waveform..................... 39
Figure 12. Test Setup.................................................................... 42
Table 16. Test Specifications ......................................................... 42
Figure 13. Input Waveforms and Measurement Levels ................. 42
Figure 14. Read Operation Timings ............................................... 43
Figure 15. Page Read Timings ...................................................... 44
Figure 16. Reset Timings ............................................................... 45
Figure 17. Program Operation Timings.......................................... 47
Figure 18. Accelerated Program Timing Diagram.......................... 47
Figure 19. Chip/Sector Erase Operation Timings .......................... 48
Figure 20. Data# Polling Timings (During Embedded Algorithms). 49
Figure 21. Toggle Bit Timings (During Embedded Algorithms)...... 50
Figure 22. DQ2 vs. DQ6................................................................. 50
Figure 23. Temporary Sector Group Unprotect Timing Diagram ... 51
Figure 24. Sector Group Protect and Unprotect Timing Diagram .. 52
Figure 25. Alternate CE# Controlled Write (Erase/Program)
Operation Timings.......................................................................... 54
Figure 26. SRAM Read Cycle—Address Controlled...................... 55
Figure 27. SRAM Read Cycle ........................................................ 56
Figure 28. SRAM Write Cycle—WE# Control ................................ 57
Figure 29. SRAM Write Cycle—CE1#s Control ............................. 58
Figure 30. SRAM Write Cycle—UB#s and LB#s Control ............... 59
Figure 31. CE#1 Controlled Data Retention Mode......................... 62
Figure 32. CE2s Controlled Data Retention Mode......................... 62
3