k4s561632c Samsung Semiconductor, Inc., k4s561632c Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
k4s561632c
Manufacturer Part Number
k4s561632c
Description
256mbit Sdram 16bit Banks Synchronous Dram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4S561632C.pdf
(11 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
k4s561632c-TC1L
Manufacturer:
DEC
Quantity:
4 823
Company:
Part Number:
k4s561632c-TC75
Manufacturer:
Samsung
Quantity:
4
Company:
Part Number:
k4s561632c-TC75
Manufacturer:
SAMSUNG
Quantity:
4 000
AC OPERATING TEST CONDITIONS
K4S561632C
Notes :
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
AC input levels (Vih/Vil)
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
Output load condition
Notes :
Output
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5.In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
1. The DC/AC Test Output Load of K4S561632C-TC(L)60 is 30pF.
2. The VDD condition of K4S561632C-TC(L)60 is 3.135V~3.6V.
Row active to row active delay
RAS to CAS delay
Row precharge time
Row active time
Row cycle time
Last data in to row precharge
Last data in to Active delay
Last data in to new col. address delay
Last data in to burst stop
Col. address to col. address delay
Number of valid output
data
(Fig. 1) DC output load circuit
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
and then rounding off to the next higher integer.
870
Parameter
Parameter
3.3V
1200
50pF
CAS latency=3
CAS latency=2
V
V
OH
OL
t
t
t
(DC) = 0.4V, I
t
t
t
t
t
t
(DC) = 2.4V, I
(V
Symbol
RRD
RCD
t
RAS
t
CCD
RAS
RDL
DAL
CDL
BDL
RP
RC
DD
(min)
(min)
(min)
(min)
(min)
(max
(min)
(min)
(min)
(min)
(min)
= 3.3V
-60
OL
12
18
18
42
60
OH
0.3V, T
-
= 2mA
= -2mA
A
-7C
15
15
15
45
60
= 0 to 70 C)
See Fig. 2
tr/tf = 1/1
2 CLK + tRP
2.4/0.4
Value
1.4
1.4
Version
Output
100
-75
15
20
20
45
65
2
1
1
1
2
1
-1H
(Fig. 2) AC output load circuit
20
20
20
50
70
Z0 = 50
-1L
20
20
20
50
70
Rev. 0.4 Sept. 2001
CMOS SDRAM
Unit
CLK
CLK
CLK
CLK
ea
ns
ns
ns
ns
us
ns
-
Note
Vtt = 1.4V
2, 5
Unit
50
ns
1
1
1
1
1
5
2
2
3
4
50pF
V
V
V