sri512 STMicroelectronics, sri512 Datasheet
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
sri512
Available stocks
Related parts for sri512
sri512 Summary of contents
Page 1
... EEPROM with Write Protect feature READ BLOCK and WRITE BLOCK (32 bits) Internal tuning capacitor 1million ERASE/WRITE cycles 40-year data retention Self-timed programming cycle 5 ms typical programming time Packages – ECOPACK® (RoHS compliant) April 2007 Antenna (A3) Antenna (A4) Antenna (A5) Wafer Rev 3 SRI512 1/50 www.st.com 1 ...
Page 2
... Transmission Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.4 CRC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.1 Resettable OTP area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.2 32-bit binary counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3 EEPROM area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.4 System area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.4.1 4.4.2 5 SRI512 operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6 SRI512 states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.1 POWER-OFF state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.2 READY state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.3 INVENTORY state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.4 SELECTED state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.5 DESELECTED state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 2/50 Character transmission format for Request Frame . . . . . . . . . . . . . . . . . 9 Request Start Of Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Request End Of Frame ...
Page 3
... SELECT(Chip_ID) command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8.5 COMPLETION() command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 8.6 RESET_TO_INVENTORY() command . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 8.7 READ_BLOCK(Addr) command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.8 WRITE_BLOCK (Addr, Data) command . . . . . . . . . . . . . . . . . . . . . . . . . 36 8.9 GET_UID() command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 8.10 Power-On state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 9 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 11 Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 12 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Appendix A ISO 14443 Type B CRC calculation . . . . . . . . . . . . . . . . . . . . . . . . . 46 Appendix B SRI512 command brief . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 13 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Contents 3/50 ...
Page 4
... List of tables List of tables Table 1. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 2. Bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 3. SRI512 memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 4. Standard anticollision sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Table 5. Command code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Table 6. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 7. Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 8. DC characteristics Table 9. AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 10. A3 antenna specification Table 11. A4 antenna specification Table 12 ...
Page 5
... List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 2. Die floor plan Figure 3. 10% ASK modulation of the received wave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Figure 4. SRI512 Request Frame character format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Figure 5. Request Start Of Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 6. Request End Of Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 7. Wave transmitted using BPSK subcarrier modulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 8. Answer Start Of Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 9 ...
Page 6
... List of figures Figure 49. 64-bit unique identifier of the SRI512 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Figure 50. GET_UID frame exchange between Reader and SRI512 . . . . . . . . . . . . . . . . . . . . . . . . . 38 Figure 51. SRI512 synchronous timing, transmit and receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Figure 52. A3 antenna specification Figure 53. A4 antenna specification Figure 54. A5 antenna specification Figure 55. INITIATE frame exchange between Reader and SRI512 . . . . . . . . . . . . . . . . . . . . . . . . . . 47 Figure 56 ...
Page 7
... The SRI512 is a contactless memory, powered by an externally transmitted radio wave. It contains a 512-bit user EEPROM fabricated with STMicroelectronics CMOS technology. The memory is organized as 16 blocks of 32 bits. The SRI512 is accessed via the 13.56 MHz carrier. Incoming data are demodulated and decoded from the received Amplitude Shift Keying (ASK) modulation signal and outgoing data are generated by load variation using Bit Phase Shift Keying (BPSK) coding of a 847 kHz subcarrier ...
Page 8
... Signal description The SRI512 contactless EEPROM can be randomly read and written in block mode (each block containing 32 bits). The instruction set includes the following nine commands: READ_BLOCK WRITE_BLOCK INITIATE PCALL16 SLOT_MARKER SELECT COMPLETION RESET_TO_INVENTORY GET_UID The SRI512 memory is organized in three areas, as described in resettable OTP (one-time programmable) area in which bits can only be switched from ...
Page 9
... These characters, framed by a Start Of Frame (SOF) and an End Of Frame (EOF), are put together to form a Command Frame as shown in commands, addresses, data, a CRC and an EOF as defined in the ISO 14443-3 Type B Standard error is detected during data transfer, the SRI512 does not execute the command, but it does not generate an error frame. Figure 4. ...
Page 10
... Figure 5 is composed of Figure 6 is composed of Value The information byte is sent with the least significant bit first b10 SRI512 b11 1 ai07665 ai07666 ...
Page 11
... The character format is the same as for input data transfer frames are made SOF, data, a CRC and an EOF transfer error occurs, the reader does not issue an error code to the SRI512, but it should be able to detect it and manage the situation. The data transfer rate is 106 Kbits/second ...
Page 12
... After the SRI512 forms the start bit (‘0’) of the Answer SOF. After the falling edge of the Answer EOF, the reader waits a minimum time, t SRI512. Figure 10. Example of a complete Transmission Frame Sent by the ...
Page 13
... The CRC is calculated on all the bytes between SOF (not included) and the CRC field. Upon reception of a Request from a reader, the SRI512 verifies that the CRC value is valid invalid, the SRI512 discards the frame and does not answer the reader. ...
Page 14
... Memory mapping 4 Memory mapping The SRI512 is organized as 16 blocks of 32 bits as shown in accessible by the READ_BLOCK command. Depending on the write access, they can be updated by the WRITE_BLOCK command. A WRITE_BLOCK updates all the 32 bits of the block. Table 3. SRI512 memory mapping Msb Block Addr b 31 ...
Page 15
... The five 32-bit blocks making up the Resettable OTP area can be erased in one go by adding an Auto Erase cycle to the WRITE_BLOCK command. An Auto Erase cycle is added each time the SRI512 detects a Reload command. The Reload command is implemented through a specific update of the 32-bit binary counter located at block address 6 (see Section 4 ...
Page 16
... Block Address b31 5 6 16/50 b31 1 ... ... ... (4096 million The SRI512 uses dedicated logic that only allows 32-bit Block b16 b15 b14 32-bit Binary Counter 32-bit Binary Counter ...
Page 17
... The counter with block address 6 controls the Reload command used to reset the resettable OTP area (addresses 0 to 4). Bits b of these 11 bits is updated, the SRI512 detects the change and adds an Erase cycle to the WRITE_BLOCK command for locations (see Erase cycle remains active until a POWER-OFF or a SELECT command is issued. The SRI512’ ...
Page 18
... These blocks can be accessed using the Section 4.4.1: OTP_Lock_Reg 32-bit Block b16 b15 b14 User Area User Area User Area User Area User Area User Area User Area User Area User Area SRI512 for LSb Description Lockable EEPROM Ai12383 ...
Page 19
... OTP_Lock_Reg The 16 bits, b31 to b16, of the System Area (block address 255) are used as OTP_Lock_Reg bits in the SRI512. They control the Write access to the 16 blocks follows: When b16 block 0 is Write-protected When b17 block 1 is Write-protected When b18 block 2 is Write-protected ...
Page 20
... Fixed Chip_ID (Option) The SRI512 is provided with an anticollision feature based on a random 8-bit Chip_ID. Prior to selecting an SRI512, an anticollision sequence has to be run to search for the Chip_ID of the SRI512. This is a very flexible feature, however the searching loop requires time to run. For some applications, much time could be saved by knowing the value of the SRI512 Chip_ID beforehand, so that the SRI512 can be identified and selected directly without having to run an anticollision sequence ...
Page 21
... SRI512 (wrong command or CRC error), the memory does not return any error code. When a valid frame is received, the SRI512 may have to return data to the reader. In this case, data is returned using BPSK encoding, in the form of 10-bit characters framed by an SOF and an EOF ...
Page 22
... The SRI512 can be switched into different states. Depending on the current state of the SRI512, its logic will only answer to specific commands. These states are mainly used during the anticollision sequence, to identify and to access the SRI512 in a very short time. The SRI512 provides 6 different states, as described in the following paragraphs and in Figure 19 ...
Page 23
... SRI512 6.6 DEACTIVATED state When in this state, the SRI512 can only be turned off. All commands are ignored. Figure 19. State transition diagram Out of Field DESELECTED POWER-OFF Out of Field READY Chip_ID = RND 8bits INITIATE() Out of Field INVENTORY Out of Field SELECT(Chip_ID) RESET_TO_INVENTORY() SELECT(Chip_ID) SELECTED SELECT( Chip_ID) ...
Page 24
... SRI512. The purpose of the anticollision sequence is to allow the reader to select one SRI512 at a time. The SRI512 is given an 8-bit Chip_ID value used by the reader to select only one among up to 256 tags present within its field range. The Chip_ID is initialized with a random value during the READY state, or after an INITIATE() command in the INVENTORY state ...
Page 25
... SRI512 Figure 21. Description of a possible anticollision sequence 1. The value X in the Answer Chip_ID means a random hexadecimal character from Anticollision 25/50 ...
Page 26
... Description of an anticollision sequence The anticollision sequence is initiated by the INITIATE() command which triggers all the SRI512 devices that are present in the reader field range, and that are in INVENTORY state. Only SRI512 devices in INVENTORY state will respond to the PCALL16() and SLOT_MARKER(SN) anticollision commands. ...
Page 27
... SRI512 Figure 22. Example of an anticollision sequence Tag 1 Tag 2 Command Chip_ID Chip_ID 28h 75h READY State INITIATE () 40h 13h 45h 12h PCALL16() SELECT(30h) SLOT_MARKER(1) SLOT_MARKER(2) 12h SELECT(12h) SLOT_MARKER(3) SLOT_MARKER(4) SLOT_MARKER(5) 45h SLOT_MARKER(6) SLOT_MARKER(N) SLOT_MARKER(F) 40h PCALL16() 40h SLOT_MARKER(1) SELECT(41h) SLOT_MARKER(2) SELECT(42h) SLOT_MARKER(3) ...
Page 28
... SRI512 commands 8 SRI512 commands See the paragraphs below for a detailed description of the Commands available on the SRI512. The commands and their hexadecimal codes are summarized in given in Appendix Table 5. Command code Hexadecimal Code 06h-00h 06h-04h x6h 08h 09h 0Bh 0Ch 0Eh 0Fh 28/50 B. INITIATE() ...
Page 29
... INITIATE() command, all SRI512 devices in READY state switch to INVENTORY state, set a new 8-bit Chip_ID random value, and return their Chip_ID value. This command is useful when only one SRI512 in READY state is present in the reader field range. It speeds up the Chip_ID search process. The CHIP_SLOT_NUMBER is not used during INITIATE() command access ...
Page 30
... SRI512 returns its Chip_ID value. If not, the SRI512 does not send any response. The PCALL16() command, used together with the SLOT_MARKER() command, allows the reader to search for all the Chip_IDs when there are more than one SRI512 device in INVENTORY state present in the reader field range. Figure 26. PCALL16 request format ...
Page 31
... On receiving the SLOT_MARKER() command, the SRI512 compares its CHIP_SLOT_NUMBER value with the SLOT_NUMBER value given in the command code. If they match, the SRI512 returns its Chip_ID value. If not, the SRI512 does not send any response. The SLOT_MARKER() command, used together with the PCALL16() command, allows the reader to search for all the Chip_IDs when there are more than one SRI512 device in INVENTORY state present in the reader field range ...
Page 32
... Command Code = 0Eh The SELECT() command allows the SRI512 to enter the SELECTED state. Until this command is issued, the SRI512 will not accept any other command, except for INITIATE(), PCALL16() and SLOT_MARKER(). The SELECT() command returns the 8 bits of the Chip_ID value. An SRI512 in SELECTED state, that receives a SELECT() command with a Chip_ID that does not match its own is automatically switched to DESELECTED state ...
Page 33
... On receiving the COMPLETION() command, a SRI512 in SELECTED state switches to DEACTIVATED state and stops decoding any new commands. The SRI512 is then locked in this state until a complete reset (tag out of the field range). A new SRI512 can thus be accessed through a SELECT() command without having to remove the previous one from the field ...
Page 34
... On receiving the RESET_TO_INVENTORY() command, all SRI512 devices in SELECTED state revert to INVENTORY state. The concerned SRI512 devices are thus resubmitted to the anticollision sequence. This command is useful when two SRI512 devices with the same 8-bit Chip_ID happen SELECTED state at the same time. Forcing them to go through the anticollision sequence again allows the reader to generates new PCALL16() commands and so, to set new random Chip_IDs ...
Page 35
... The address byte gives access to the 16 blocks of the SRI512 (addresses 0 to 15). READ_BLOCK commands issued with a block address above 15 will not be interpreted and the SRI512 will not return any response, except for the System area located at address 255. The SRI512 must have received a SELECT() command and be switched to SELECTED state before any READ_BLOCK() command can be accepted ...
Page 36
... Data Bytes are transmitted with the Least Significant Byte first, and each byte is transmitted with the least significant bit first. The address Byte gives access to the 16 blocks of the SRI512 (addresses 0 to 15). WRITE_BLOCK commands issued with a block address above 15 will not be interpreted and the SRI512 will not return any response, except for the System area located at address 255 ...
Page 37
... GET_UID() command Command Code = 0Bh On receiving the GET_UID command, the SRI512 returns its 8 UID Bytes. UID Bytes are transmitted with the Least Significant Byte first, and each byte is transmitted with the least significant bit first. The SRI512 must have received a SELECT() command and be switched to SELECTED state before any GET_UID() command can be accepted ...
Page 38
... SRI512 commands Unique Identifier (UID) Members of the SRI512 family are uniquely identified by a 64-bit Unique Identifier (UID). This is used for addressing each SRI512 device uniquely after the anticollision loop. The UID complies with ISO/IEC 15963 and ISO/IEC 7816- read-only code, and ...
Page 39
... SRI512 9 Maximum rating Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability ...
Page 40
... Tuning Frequency: 14.4 MHz. 40/50 Parameter Parameter Condition ISO 10373-6 13.56 MHz (1) Parameter Condition MI=(A-B)/(A+B) ETU = 128/f Coupler to SRI512 Coupler to SRI512 SRI512 to Coupler With no Auto-Erase Cycle With Auto-Erase Cycle (EEPROM) Binary Counter Decrement Min. Max. –20 85 Min Typ Max 2.5 3.5 100 250 20 64 Min Max 13 ...
Page 41
... SRI512 Figure 51. SRI512 synchronous timing, transmit and receive ASK Modulated signal from the Reader to the Contactless device FRAME Transmission between the reader and the contactless device FRAME Transmitted by the SRI512 in BPSK Data jitter on FRAME Transmitted by the reader in ASK t RFF ...
Page 42
... B1 Inlay Length Overall Thickness of Copper Antenna Coil Silicon Thickness Q Unloaded Q Value F Unloaded Free-air Resonance NOM P H-field Energy for Device Operation A 42/ Parameter Type 110 180 40 15.1 SRI512 A1 A AI09046B Min Max Unit 37.5 38.5 mm 37.5 38.5 mm 42.5 43.5 mm 42.5 43 130 µm 165 195 µm MHz ...
Page 43
... SRI512 Figure 53. A4 antenna specification Table 11. A4 antenna specification Symbol A Coil Width B Coil Length A1 Inlay Width B1 Inlay Length Overall Thickness of Copper Antenna Coil Silicon Thickness Q Unloaded Q Value F Unloaded Free-air Resonance NOM P H-field Energy for Device Operation Parameter Type 15 15 ...
Page 44
... Inlay Length Overall Thickness of Copper Antenna Coil Silicon Thickness Q Unloaded Q Value F Unloaded Free-air Resonance NOM P H-field Energy for Device Operation A 44/ Parameter Type 140 180 30 14.8 SRI512 A A1 AI09071B Min Max Unit 41.5 42.5 mm 64.5 65.5 mm 45.5 46.5 mm 69.5 70.5 mm 130 150 µm 165 195 µm MHz 0 ...
Page 45
... XXX = Given by STMicroelectronics Note: Devices are shipped from the factory with the memory content bits erased to 1. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office. Part numbering SRI512 – XXX 45/50 ...
Page 46
... BYTE BuffCRC_B[10] = {0x0A, 0x12, 0x34, 0x56}, First, Second, i; printf("Crc-16 G(x) = x^16 + x^12 + x^5 + 1”); printf("CRC_B of [ "); for(i=0; i<4; i++) printf("%02X ",BuffCRC_B[i]); ComputeCrc(BuffCRC_B, 4, &First, &Second); printf("] Transmitted: %02X then %02X.”, First, Second); return(0); 46/50 SRI512 ...
Page 47
... Figure 56. PCALL16 frame exchange between Reader and SRI512 Reader SOF 06h SRI512 Figure 57. SLOT_MARKER frame exchange between Reader and SRI512 Reader SOF SRI512 Figure 58. SELECT frame exchange between Reader and SRI512 Reader SOF 0Eh SRI512 Figure 59. COMPLETION frame exchange between Reader and SRI512 Reader SOF SRI512 ...
Page 48
... Figure 60. RESET_TO_INVENTORY frame exchange between Reader and SRI512 Reader SOF SRI512 Figure 61. READ_BLOCK frame exchange between Reader and SRI512 Reader SOF 08h SRI512 Figure 62. WRITE_BLOCK frame exchange between Reader and SRI512 Reader SOF 09h SRI512 Figure 63. GET_UID frame exchange between Reader and SRI512 S Reader O ...
Page 49
... SRI512 13 Revision history Table 14. Document revision history Date 10-Apr-2006 31-Oct-2006 05-Apr-2007 Revision 1 Initial release. Document status promoted from Target Specification to Preliminary Data. The Resettable OTP area can no longer be optionally set lockable EEPROM area. References to the OTP_Config_bit removed, this bit is always at ‘0’. ...
Page 50
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 50/50 Please Read Carefully: © 2007 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com SRI512 ...