afbr-79q4ekz Avago Technologies, afbr-79q4ekz Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/0/85/avago_technologies_sml.jpg)
afbr-79q4ekz
Manufacturer Part Number
afbr-79q4ekz
Description
40 Gigabit Ethernet 40gbase-sr4 Qsfp+ Pluggable, Parallel Fiber-optics Module
Manufacturer
Avago Technologies
Datasheet
1.AFBR-79Q4EKZ.pdf
(19 pages)
Receiver LOS
The receiver LOS status signal is on page 0 address 3 bits
0-3 for channels 1-4 respectively. Receiver LOS is based
on input optical modulation amplitude (OMA). This status
register is latched and it is cleared on read.
Transmitter LOS
The transmitter LOS status signal is on page 0 address 3
bits 4-7 for channels 1-4 respectively. Transmitter LOS is
based on input differential voltage. This status register is
latched and it is cleared on read.
Transmitter Fault
The transmitter fault status signal is on page 0 address
4 bits 0-3 for channels 1-4 respectively. Conditions that
lead to transmitter fault include laser fault, which occurs
generally at transceiver end of life. In addition, unbal-
anced electrical input data can cause transmitter fault
to be triggered. When fault is triggered, the correspond-
ing transmitter channel output will be disabled. Module
reset or toggling of soft transmitter disable can restore
the transmitter channel function unless fault condition
persists. This status register is latched and it is cleared on
read.
17
Transmitter Disable
The transmitter disable control is on page 0 address 86
bits 0-3 for channels 1-4 respectively. When in transmit-
ter fault, toggling the transmitter disable bit signals the
transmitter channel to exit the fault state and restores the
channel function, unless fault condition persists.
Receiver Disable
The receiver disable control is on page 3 address 241 bits
4-7 for channels 1-4 respectively.
Transmitter Squelch Disable
The transmitter squelch disable control is on page 3
address 240 bits 0-3 for channels 1-4 respectively. AFBR-
79E4Z(-D) transceivers have transmitter output squelch
function enabled as default.
Receiver Squelch Disable
The receiver squelch disable control is on page 3 address
240 bits 4-7 for channels 1-4 respectively. AFBR-79E4Z(-
D) transceivers have receiver output squelch function
enabled as default.