km432s2030c Samsung Semiconductor, Inc., km432s2030c Datasheet - Page 19

• Manufacturer Part Number: km432s2030c
• Description: 2m X 32 Sdram 512k X 32bit X 4 Banks Synchronous Dram Lvttl
• Manufacturer: Samsung Semiconductor, Inc.

KM432S2030C
8. Burst Stop & Interrupted by Precharge
9. MRS
*Note : 1. t
1) Normal Write (BL=4)
3) Read Interrupted by Precharge (BL=4)
1) Mode Register Set
2. t
3. Number of valid output data after row precharge or burst stop : 1, 2 for CAS latency= 2, 3 respectiviely.
4. PRE : All banks precharge if necessary.
5. For -6/7/8/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code "NV"
. From the next generation, tRDL will be only 2CLK for every clock frequency
Read or write burst stop command is valid at every burst length.
MRS can be issued only at all banks precharge state.
DQ(CL3)
DQ(CL2)
RDL
BDL
CMD
DQM
CMD
CMD
: 1 CLK ; Last data in to burst stop delay.
CLK
CLK
CLK
: 1 CLK
DQ
PRE
WR
RD
D
0
Note 4
D
1
tRP
PRE
D
Q
2
0
tRDL
MRS
D
Q
Q
Note 1,5
3
1
0
Note 3
1
2CLK
PRE
Q
1
2
ACT
- 19
2) Write Burst Stop (BL=8)
4) Read Burst Stop (BL=4)
DQ(CL3)
DQ(CL2)
CMD
DQM
CMD
CLK
CLK
DQ
WR
RD
D
0
D
1
STOP
D
Q
2
0
REV. 1.1 Mar. '99
CMOS SDRAM
D
Q
Q
3
1
0
tBDL
1
STOP
D
Q
Note 2
4
1
2
D
5