laxp2-17e Lattice Semiconductor Corp., laxp2-17e Datasheet - Page 63
![no-image](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__sml.jpg)
laxp2-17e
Manufacturer Part Number
laxp2-17e
Description
Latticexp2 Fpga Data Sheets
Manufacturer
Lattice Semiconductor Corp.
Datasheet
1.LAXP2-17E.pdf
(83 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
laxp2-17e-5FTN256E
Manufacturer:
BROADCOM
Quantity:
101
Company:
Part Number:
laxp2-17e-5FTN256E
Manufacturer:
Lattice
Quantity:
44
Company:
Part Number:
laxp2-17e-5FTN256E
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
laxp2-17e-5FTN256E
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
laxp2-17e-5QN208E
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
LA-LatticeXP2 Internal Switching Characteristics
t
t
t
t
t
t
t
t
PLL Parameters
t
t
DSP Block Timing
t
t
t
t
t
t
t
t
t
t
t
1. Internal parameters are characterized, but not tested on every device.
2. RST resets VCO and all counters in PLL.
3. These parameters include the Adder Subtractor block in the path.
Timing v. A 0.11
HWREN_EBR
SUCE_EBR
HCE_EBR
RSTO_EBR
SUBE_EBR
HBE_EBR
RSTREC_EBR
RST_EBR
RSTKREC_PLL
RSTREC_PLL
SUI_DSP
HI_DSP
SUP_DSP
HP_DSP
SUO_DSP
HO_DSP
COI_DSP
COP_DSP
COO_DSP
SUADSUB
HADSUB
Parameter
3
3
3
Hold Write/Read Enable to EBR Memory (Write/Read Clk)
Clock Enable Setup Time to EBR Output Register (Read Clk)
Clock Enable Hold Time to EBR Output Register (Read Clk)
Reset To Output Delay Time from EBR Output Register (Asynchronous)
Byte Enable Set-Up Time to EBR Output Register
Byte Enable Hold Time to EBR Output Register Dynamic Delay on Each PIO
Asynchronous reset recovery time for EBR
Asynchronous reset time for EBR
After RSTK De-assert, Recovery Time Before Next Clock Edge Can Toggle
K-divider Counter
After RST De-assert, Recovery Time Before Next Clock Edge Can Toggle
M-divider Counter (Applies to M-Divider Portion of RST Only
Input Register Setup Time
Input Register Hold Time
Pipeline Register Setup Time
Pipeline Register Hold Time
Output Register Setup Time
Output Register Hold Time
Input Register Clock to Output Time
Pipeline Register Clock to Output Time
Output Register Clock to Output Time
AdSub Input Register Setup Time
AdSub Input Register Hold Time
Over Recommended Operating Conditions
Description
3-19
2
)
DC and Switching Characteristics
LA-LatticeXP2 Family Data Sheet
1
(Continued)
-0.129
-0.157
-0.031
-0.994
-1.770
-0.327
0.214
0.176
0.207
0.347
1.000
1.000
0.166
3.064
5.931
0.371
Min.
—
—
—
—
—
-5
1.526
5.382
2.391
0.631
1.526
Max.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns