IDT7026L IDT [Integrated Device Technology], IDT7026L Datasheet - Page 14
![no-image](/images/no-image-200.jpg)
IDT7026L
Manufacturer Part Number
IDT7026L
Description
HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
Manufacturer
IDT [Integrated Device Technology]
Datasheet
1.IDT7026L.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT7026L15J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT7026L15J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT7026L15JG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
Company:
Part Number:
IDT7026L15JG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT7026L20GB
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT7026L20J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT7026L20J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT7026L25GB
Manufacturer:
QUALCOM
Quantity:
25 920
Company:
Part Number:
IDT7026L25GM
Manufacturer:
INTERSIL
Quantity:
201
Company:
Part Number:
IDT7026L35GB
Manufacturer:
IR
Quantity:
7 800
Company:
Part Number:
IDT7026L35GB
Manufacturer:
IDT
Quantity:
651
TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE
IDT7026S/L
HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
WAVEFORM OF BUSY ARBITRATION CONTROLLED BY
NOTES:
1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from “A”.
2. If t
NOTES:
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7026.
2. There are eight semaphore flags written to via I/O
WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING
(M/
No Action
Left Port Writes "0" to Semaphore
Right Port Writes "0" to Semaphore
Left Port Writes "1" to Semaphore
Left Port Writes "0" to Semaphore
Right Port Writes "1" to Semaphore
Left Port Writes "1" to Semaphore
Right Port Writes "0" to Semaphore
Right Port Writes "1" to Semaphore
Left Port Writes "0" to Semaphore
Left Port Writes "1" to Semaphore
ADDR
ADDR
BUSY
S S S S S
APS
ADDR
BUSY
= V
and
is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.
CE
CE
"A"
"B"
"B"
IH
"A"
"B"
"A"
"B"
"B"
Functions
)
(1)
t
APS
(2)
t
APS
(2)
t
BAA
D
0
ADDRESS "N"
- D
MATCHING ADDRESS "N"
0
1
0
0
1
1
0
1
1
1
0
1
15
and read from all I/O's (I/O
Left
t
BAC
D
ADDRESSES MATCH
0
- D
15
6.17
1
1
1
0
0
1
1
0
1
1
1
Right
0
-I/O
15
Semaphore free
Left port has semaphore token
No change. Right side has no write access to semaphore
Right port obtains semaphore token
No change. Left port has no write access to semaphore
Left port obtains semaphore token
Semaphore free
Right port has semaphore token
Semaphore free
Left port has semaphore token
Semaphore free
). These eight semaphores are addressed by A
CE CE CE CE CE
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING (M/
t
BDA
t
BDC
Status
S S S S S
= V
IH
(1,2)
)
(1)
0
- A
2939 drw 15
2939 drw 15
2
.
2683 tbl 16
14